Coverage Report

Created: 2018-11-13 17:19

/Users/buildslave/jenkins/workspace/clang-stage2-coverage-R/clang-build/lib/Target/Mips/MipsGenInstrInfo.inc
Line
Count
Source (jump to first uncovered line)
1
/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
2
|*                                                                            *|
3
|* Target Instruction Enum Values and Descriptors                             *|
4
|*                                                                            *|
5
|* Automatically generated file, do not edit!                                 *|
6
|*                                                                            *|
7
\*===----------------------------------------------------------------------===*/
8
9
#ifdef GET_INSTRINFO_ENUM
10
#undef GET_INSTRINFO_ENUM
11
namespace llvm {
12
13
namespace Mips {
14
  enum {
15
    PHI = 0,
16
    INLINEASM = 1,
17
    CFI_INSTRUCTION = 2,
18
    EH_LABEL  = 3,
19
    GC_LABEL  = 4,
20
    ANNOTATION_LABEL  = 5,
21
    KILL  = 6,
22
    EXTRACT_SUBREG  = 7,
23
    INSERT_SUBREG = 8,
24
    IMPLICIT_DEF  = 9,
25
    SUBREG_TO_REG = 10,
26
    COPY_TO_REGCLASS  = 11,
27
    DBG_VALUE = 12,
28
    DBG_LABEL = 13,
29
    REG_SEQUENCE  = 14,
30
    COPY  = 15,
31
    BUNDLE  = 16,
32
    LIFETIME_START  = 17,
33
    LIFETIME_END  = 18,
34
    STACKMAP  = 19,
35
    FENTRY_CALL = 20,
36
    PATCHPOINT  = 21,
37
    LOAD_STACK_GUARD  = 22,
38
    STATEPOINT  = 23,
39
    LOCAL_ESCAPE  = 24,
40
    FAULTING_OP = 25,
41
    PATCHABLE_OP  = 26,
42
    PATCHABLE_FUNCTION_ENTER  = 27,
43
    PATCHABLE_RET = 28,
44
    PATCHABLE_FUNCTION_EXIT = 29,
45
    PATCHABLE_TAIL_CALL = 30,
46
    PATCHABLE_EVENT_CALL  = 31,
47
    PATCHABLE_TYPED_EVENT_CALL  = 32,
48
    ICALL_BRANCH_FUNNEL = 33,
49
    G_ADD = 34,
50
    G_SUB = 35,
51
    G_MUL = 36,
52
    G_SDIV  = 37,
53
    G_UDIV  = 38,
54
    G_SREM  = 39,
55
    G_UREM  = 40,
56
    G_AND = 41,
57
    G_OR  = 42,
58
    G_XOR = 43,
59
    G_IMPLICIT_DEF  = 44,
60
    G_PHI = 45,
61
    G_FRAME_INDEX = 46,
62
    G_GLOBAL_VALUE  = 47,
63
    G_EXTRACT = 48,
64
    G_UNMERGE_VALUES  = 49,
65
    G_INSERT  = 50,
66
    G_MERGE_VALUES  = 51,
67
    G_PTRTOINT  = 52,
68
    G_INTTOPTR  = 53,
69
    G_BITCAST = 54,
70
    G_INTRINSIC_TRUNC = 55,
71
    G_INTRINSIC_ROUND = 56,
72
    G_LOAD  = 57,
73
    G_SEXTLOAD  = 58,
74
    G_ZEXTLOAD  = 59,
75
    G_STORE = 60,
76
    G_ATOMIC_CMPXCHG_WITH_SUCCESS = 61,
77
    G_ATOMIC_CMPXCHG  = 62,
78
    G_ATOMICRMW_XCHG  = 63,
79
    G_ATOMICRMW_ADD = 64,
80
    G_ATOMICRMW_SUB = 65,
81
    G_ATOMICRMW_AND = 66,
82
    G_ATOMICRMW_NAND  = 67,
83
    G_ATOMICRMW_OR  = 68,
84
    G_ATOMICRMW_XOR = 69,
85
    G_ATOMICRMW_MAX = 70,
86
    G_ATOMICRMW_MIN = 71,
87
    G_ATOMICRMW_UMAX  = 72,
88
    G_ATOMICRMW_UMIN  = 73,
89
    G_BRCOND  = 74,
90
    G_BRINDIRECT  = 75,
91
    G_INTRINSIC = 76,
92
    G_INTRINSIC_W_SIDE_EFFECTS  = 77,
93
    G_ANYEXT  = 78,
94
    G_TRUNC = 79,
95
    G_CONSTANT  = 80,
96
    G_FCONSTANT = 81,
97
    G_VASTART = 82,
98
    G_VAARG = 83,
99
    G_SEXT  = 84,
100
    G_ZEXT  = 85,
101
    G_SHL = 86,
102
    G_LSHR  = 87,
103
    G_ASHR  = 88,
104
    G_ICMP  = 89,
105
    G_FCMP  = 90,
106
    G_SELECT  = 91,
107
    G_UADDO = 92,
108
    G_UADDE = 93,
109
    G_USUBO = 94,
110
    G_USUBE = 95,
111
    G_SADDO = 96,
112
    G_SADDE = 97,
113
    G_SSUBO = 98,
114
    G_SSUBE = 99,
115
    G_UMULO = 100,
116
    G_SMULO = 101,
117
    G_UMULH = 102,
118
    G_SMULH = 103,
119
    G_FADD  = 104,
120
    G_FSUB  = 105,
121
    G_FMUL  = 106,
122
    G_FMA = 107,
123
    G_FDIV  = 108,
124
    G_FREM  = 109,
125
    G_FPOW  = 110,
126
    G_FEXP  = 111,
127
    G_FEXP2 = 112,
128
    G_FLOG  = 113,
129
    G_FLOG2 = 114,
130
    G_FNEG  = 115,
131
    G_FPEXT = 116,
132
    G_FPTRUNC = 117,
133
    G_FPTOSI  = 118,
134
    G_FPTOUI  = 119,
135
    G_SITOFP  = 120,
136
    G_UITOFP  = 121,
137
    G_FABS  = 122,
138
    G_GEP = 123,
139
    G_PTR_MASK  = 124,
140
    G_BR  = 125,
141
    G_INSERT_VECTOR_ELT = 126,
142
    G_EXTRACT_VECTOR_ELT  = 127,
143
    G_SHUFFLE_VECTOR  = 128,
144
    G_CTTZ  = 129,
145
    G_CTTZ_ZERO_UNDEF = 130,
146
    G_CTLZ  = 131,
147
    G_CTLZ_ZERO_UNDEF = 132,
148
    G_CTPOP = 133,
149
    G_BSWAP = 134,
150
    G_ADDRSPACE_CAST  = 135,
151
    G_BLOCK_ADDR  = 136,
152
    ABSMacro  = 137,
153
    ADJCALLSTACKDOWN  = 138,
154
    ADJCALLSTACKUP  = 139,
155
    AND_V_D_PSEUDO  = 140,
156
    AND_V_H_PSEUDO  = 141,
157
    AND_V_W_PSEUDO  = 142,
158
    ATOMIC_CMP_SWAP_I16 = 143,
159
    ATOMIC_CMP_SWAP_I16_POSTRA  = 144,
160
    ATOMIC_CMP_SWAP_I32 = 145,
161
    ATOMIC_CMP_SWAP_I32_POSTRA  = 146,
162
    ATOMIC_CMP_SWAP_I64 = 147,
163
    ATOMIC_CMP_SWAP_I64_POSTRA  = 148,
164
    ATOMIC_CMP_SWAP_I8  = 149,
165
    ATOMIC_CMP_SWAP_I8_POSTRA = 150,
166
    ATOMIC_LOAD_ADD_I16 = 151,
167
    ATOMIC_LOAD_ADD_I16_POSTRA  = 152,
168
    ATOMIC_LOAD_ADD_I32 = 153,
169
    ATOMIC_LOAD_ADD_I32_POSTRA  = 154,
170
    ATOMIC_LOAD_ADD_I64 = 155,
171
    ATOMIC_LOAD_ADD_I64_POSTRA  = 156,
172
    ATOMIC_LOAD_ADD_I8  = 157,
173
    ATOMIC_LOAD_ADD_I8_POSTRA = 158,
174
    ATOMIC_LOAD_AND_I16 = 159,
175
    ATOMIC_LOAD_AND_I16_POSTRA  = 160,
176
    ATOMIC_LOAD_AND_I32 = 161,
177
    ATOMIC_LOAD_AND_I32_POSTRA  = 162,
178
    ATOMIC_LOAD_AND_I64 = 163,
179
    ATOMIC_LOAD_AND_I64_POSTRA  = 164,
180
    ATOMIC_LOAD_AND_I8  = 165,
181
    ATOMIC_LOAD_AND_I8_POSTRA = 166,
182
    ATOMIC_LOAD_NAND_I16  = 167,
183
    ATOMIC_LOAD_NAND_I16_POSTRA = 168,
184
    ATOMIC_LOAD_NAND_I32  = 169,
185
    ATOMIC_LOAD_NAND_I32_POSTRA = 170,
186
    ATOMIC_LOAD_NAND_I64  = 171,
187
    ATOMIC_LOAD_NAND_I64_POSTRA = 172,
188
    ATOMIC_LOAD_NAND_I8 = 173,
189
    ATOMIC_LOAD_NAND_I8_POSTRA  = 174,
190
    ATOMIC_LOAD_OR_I16  = 175,
191
    ATOMIC_LOAD_OR_I16_POSTRA = 176,
192
    ATOMIC_LOAD_OR_I32  = 177,
193
    ATOMIC_LOAD_OR_I32_POSTRA = 178,
194
    ATOMIC_LOAD_OR_I64  = 179,
195
    ATOMIC_LOAD_OR_I64_POSTRA = 180,
196
    ATOMIC_LOAD_OR_I8 = 181,
197
    ATOMIC_LOAD_OR_I8_POSTRA  = 182,
198
    ATOMIC_LOAD_SUB_I16 = 183,
199
    ATOMIC_LOAD_SUB_I16_POSTRA  = 184,
200
    ATOMIC_LOAD_SUB_I32 = 185,
201
    ATOMIC_LOAD_SUB_I32_POSTRA  = 186,
202
    ATOMIC_LOAD_SUB_I64 = 187,
203
    ATOMIC_LOAD_SUB_I64_POSTRA  = 188,
204
    ATOMIC_LOAD_SUB_I8  = 189,
205
    ATOMIC_LOAD_SUB_I8_POSTRA = 190,
206
    ATOMIC_LOAD_XOR_I16 = 191,
207
    ATOMIC_LOAD_XOR_I16_POSTRA  = 192,
208
    ATOMIC_LOAD_XOR_I32 = 193,
209
    ATOMIC_LOAD_XOR_I32_POSTRA  = 194,
210
    ATOMIC_LOAD_XOR_I64 = 195,
211
    ATOMIC_LOAD_XOR_I64_POSTRA  = 196,
212
    ATOMIC_LOAD_XOR_I8  = 197,
213
    ATOMIC_LOAD_XOR_I8_POSTRA = 198,
214
    ATOMIC_SWAP_I16 = 199,
215
    ATOMIC_SWAP_I16_POSTRA  = 200,
216
    ATOMIC_SWAP_I32 = 201,
217
    ATOMIC_SWAP_I32_POSTRA  = 202,
218
    ATOMIC_SWAP_I64 = 203,
219
    ATOMIC_SWAP_I64_POSTRA  = 204,
220
    ATOMIC_SWAP_I8  = 205,
221
    ATOMIC_SWAP_I8_POSTRA = 206,
222
    B = 207,
223
    BAL_BR  = 208,
224
    BAL_BR_MM = 209,
225
    BEQLImmMacro  = 210,
226
    BGE = 211,
227
    BGEImmMacro = 212,
228
    BGEL  = 213,
229
    BGELImmMacro  = 214,
230
    BGEU  = 215,
231
    BGEUImmMacro  = 216,
232
    BGEUL = 217,
233
    BGEULImmMacro = 218,
234
    BGT = 219,
235
    BGTImmMacro = 220,
236
    BGTL  = 221,
237
    BGTLImmMacro  = 222,
238
    BGTU  = 223,
239
    BGTUImmMacro  = 224,
240
    BGTUL = 225,
241
    BGTULImmMacro = 226,
242
    BLE = 227,
243
    BLEImmMacro = 228,
244
    BLEL  = 229,
245
    BLELImmMacro  = 230,
246
    BLEU  = 231,
247
    BLEUImmMacro  = 232,
248
    BLEUL = 233,
249
    BLEULImmMacro = 234,
250
    BLT = 235,
251
    BLTImmMacro = 236,
252
    BLTL  = 237,
253
    BLTLImmMacro  = 238,
254
    BLTU  = 239,
255
    BLTUImmMacro  = 240,
256
    BLTUL = 241,
257
    BLTULImmMacro = 242,
258
    BNELImmMacro  = 243,
259
    BPOSGE32_PSEUDO = 244,
260
    BSEL_D_PSEUDO = 245,
261
    BSEL_FD_PSEUDO  = 246,
262
    BSEL_FW_PSEUDO  = 247,
263
    BSEL_H_PSEUDO = 248,
264
    BSEL_W_PSEUDO = 249,
265
    B_MM  = 250,
266
    B_MMR6_Pseudo = 251,
267
    B_MM_Pseudo = 252,
268
    BeqImm  = 253,
269
    BneImm  = 254,
270
    BteqzT8CmpX16 = 255,
271
    BteqzT8CmpiX16  = 256,
272
    BteqzT8SltX16 = 257,
273
    BteqzT8SltiX16  = 258,
274
    BteqzT8SltiuX16 = 259,
275
    BteqzT8SltuX16  = 260,
276
    BtnezT8CmpX16 = 261,
277
    BtnezT8CmpiX16  = 262,
278
    BtnezT8SltX16 = 263,
279
    BtnezT8SltiX16  = 264,
280
    BtnezT8SltiuX16 = 265,
281
    BtnezT8SltuX16  = 266,
282
    BuildPairF64  = 267,
283
    BuildPairF64_64 = 268,
284
    CFTC1 = 269,
285
    CONSTPOOL_ENTRY = 270,
286
    COPY_FD_PSEUDO  = 271,
287
    COPY_FW_PSEUDO  = 272,
288
    CTTC1 = 273,
289
    Constant32  = 274,
290
    DMULImmMacro  = 275,
291
    DMULMacro = 276,
292
    DMULOMacro  = 277,
293
    DMULOUMacro = 278,
294
    DROL  = 279,
295
    DROLImm = 280,
296
    DROR  = 281,
297
    DRORImm = 282,
298
    DSDivIMacro = 283,
299
    DSDivMacro  = 284,
300
    DSRemIMacro = 285,
301
    DSRemMacro  = 286,
302
    DUDivIMacro = 287,
303
    DUDivMacro  = 288,
304
    DURemIMacro = 289,
305
    DURemMacro  = 290,
306
    ERet  = 291,
307
    ExtractElementF64 = 292,
308
    ExtractElementF64_64  = 293,
309
    FABS_D  = 294,
310
    FABS_W  = 295,
311
    FEXP2_D_1_PSEUDO  = 296,
312
    FEXP2_W_1_PSEUDO  = 297,
313
    FILL_FD_PSEUDO  = 298,
314
    FILL_FW_PSEUDO  = 299,
315
    GotPrologue16 = 300,
316
    INSERT_B_VIDX64_PSEUDO  = 301,
317
    INSERT_B_VIDX_PSEUDO  = 302,
318
    INSERT_D_VIDX64_PSEUDO  = 303,
319
    INSERT_D_VIDX_PSEUDO  = 304,
320
    INSERT_FD_PSEUDO  = 305,
321
    INSERT_FD_VIDX64_PSEUDO = 306,
322
    INSERT_FD_VIDX_PSEUDO = 307,
323
    INSERT_FW_PSEUDO  = 308,
324
    INSERT_FW_VIDX64_PSEUDO = 309,
325
    INSERT_FW_VIDX_PSEUDO = 310,
326
    INSERT_H_VIDX64_PSEUDO  = 311,
327
    INSERT_H_VIDX_PSEUDO  = 312,
328
    INSERT_W_VIDX64_PSEUDO  = 313,
329
    INSERT_W_VIDX_PSEUDO  = 314,
330
    JALR64Pseudo  = 315,
331
    JALRHB64Pseudo  = 316,
332
    JALRHBPseudo  = 317,
333
    JALRPseudo  = 318,
334
    JalOneReg = 319,
335
    JalTwoReg = 320,
336
    LDMacro = 321,
337
    LD_F16  = 322,
338
    LOAD_ACC128 = 323,
339
    LOAD_ACC64  = 324,
340
    LOAD_ACC64DSP = 325,
341
    LOAD_CCOND_DSP  = 326,
342
    LONG_BRANCH_ADDiu = 327,
343
    LONG_BRANCH_ADDiu2Op  = 328,
344
    LONG_BRANCH_DADDiu  = 329,
345
    LONG_BRANCH_DADDiu2Op = 330,
346
    LONG_BRANCH_LUi = 331,
347
    LONG_BRANCH_LUi2Op  = 332,
348
    LONG_BRANCH_LUi2Op_64 = 333,
349
    LWM_MM  = 334,
350
    LoadAddrImm32 = 335,
351
    LoadAddrImm64 = 336,
352
    LoadAddrReg32 = 337,
353
    LoadAddrReg64 = 338,
354
    LoadImm32 = 339,
355
    LoadImm64 = 340,
356
    LoadImmDoubleFGR  = 341,
357
    LoadImmDoubleFGR_32 = 342,
358
    LoadImmDoubleGPR  = 343,
359
    LoadImmSingleFGR  = 344,
360
    LoadImmSingleGPR  = 345,
361
    LwConstant32  = 346,
362
    MFTACX  = 347,
363
    MFTC0 = 348,
364
    MFTC1 = 349,
365
    MFTDSP  = 350,
366
    MFTGPR  = 351,
367
    MFTHC1  = 352,
368
    MFTHI = 353,
369
    MFTLO = 354,
370
    MIPSeh_return32 = 355,
371
    MIPSeh_return64 = 356,
372
    MSA_FP_EXTEND_D_PSEUDO  = 357,
373
    MSA_FP_EXTEND_W_PSEUDO  = 358,
374
    MSA_FP_ROUND_D_PSEUDO = 359,
375
    MSA_FP_ROUND_W_PSEUDO = 360,
376
    MTTACX  = 361,
377
    MTTC0 = 362,
378
    MTTC1 = 363,
379
    MTTDSP  = 364,
380
    MTTGPR  = 365,
381
    MTTHC1  = 366,
382
    MTTHI = 367,
383
    MTTLO = 368,
384
    MULImmMacro = 369,
385
    MULOMacro = 370,
386
    MULOUMacro  = 371,
387
    MultRxRy16  = 372,
388
    MultRxRyRz16  = 373,
389
    MultuRxRy16 = 374,
390
    MultuRxRyRz16 = 375,
391
    NOP = 376,
392
    NORImm  = 377,
393
    NORImm64  = 378,
394
    NOR_V_D_PSEUDO  = 379,
395
    NOR_V_H_PSEUDO  = 380,
396
    NOR_V_W_PSEUDO  = 381,
397
    OR_V_D_PSEUDO = 382,
398
    OR_V_H_PSEUDO = 383,
399
    OR_V_W_PSEUDO = 384,
400
    PseudoCMPU_EQ_QB  = 385,
401
    PseudoCMPU_LE_QB  = 386,
402
    PseudoCMPU_LT_QB  = 387,
403
    PseudoCMP_EQ_PH = 388,
404
    PseudoCMP_LE_PH = 389,
405
    PseudoCMP_LT_PH = 390,
406
    PseudoCVT_D32_W = 391,
407
    PseudoCVT_D64_L = 392,
408
    PseudoCVT_D64_W = 393,
409
    PseudoCVT_S_L = 394,
410
    PseudoCVT_S_W = 395,
411
    PseudoDMULT = 396,
412
    PseudoDMULTu  = 397,
413
    PseudoDSDIV = 398,
414
    PseudoDUDIV = 399,
415
    PseudoIndirectBranch  = 400,
416
    PseudoIndirectBranch64  = 401,
417
    PseudoIndirectBranch64R6  = 402,
418
    PseudoIndirectBranchR6  = 403,
419
    PseudoIndirectBranch_MM = 404,
420
    PseudoIndirectBranch_MMR6 = 405,
421
    PseudoIndirectHazardBranch  = 406,
422
    PseudoIndirectHazardBranch64  = 407,
423
    PseudoIndrectHazardBranch64R6 = 408,
424
    PseudoIndrectHazardBranchR6 = 409,
425
    PseudoMADD  = 410,
426
    PseudoMADDU = 411,
427
    PseudoMADDU_MM  = 412,
428
    PseudoMADD_MM = 413,
429
    PseudoMFHI  = 414,
430
    PseudoMFHI64  = 415,
431
    PseudoMFHI_MM = 416,
432
    PseudoMFLO  = 417,
433
    PseudoMFLO64  = 418,
434
    PseudoMFLO_MM = 419,
435
    PseudoMSUB  = 420,
436
    PseudoMSUBU = 421,
437
    PseudoMSUBU_MM  = 422,
438
    PseudoMSUB_MM = 423,
439
    PseudoMTLOHI  = 424,
440
    PseudoMTLOHI64  = 425,
441
    PseudoMTLOHI_DSP  = 426,
442
    PseudoMTLOHI_MM = 427,
443
    PseudoMULT  = 428,
444
    PseudoMULT_MM = 429,
445
    PseudoMULTu = 430,
446
    PseudoMULTu_MM  = 431,
447
    PseudoPICK_PH = 432,
448
    PseudoPICK_QB = 433,
449
    PseudoReturn  = 434,
450
    PseudoReturn64  = 435,
451
    PseudoSDIV  = 436,
452
    PseudoSELECTFP_F_D32  = 437,
453
    PseudoSELECTFP_F_D64  = 438,
454
    PseudoSELECTFP_F_I  = 439,
455
    PseudoSELECTFP_F_I64  = 440,
456
    PseudoSELECTFP_F_S  = 441,
457
    PseudoSELECTFP_T_D32  = 442,
458
    PseudoSELECTFP_T_D64  = 443,
459
    PseudoSELECTFP_T_I  = 444,
460
    PseudoSELECTFP_T_I64  = 445,
461
    PseudoSELECTFP_T_S  = 446,
462
    PseudoSELECT_D32  = 447,
463
    PseudoSELECT_D64  = 448,
464
    PseudoSELECT_I  = 449,
465
    PseudoSELECT_I64  = 450,
466
    PseudoSELECT_S  = 451,
467
    PseudoTRUNC_W_D = 452,
468
    PseudoTRUNC_W_D32 = 453,
469
    PseudoTRUNC_W_S = 454,
470
    PseudoUDIV  = 455,
471
    ROL = 456,
472
    ROLImm  = 457,
473
    ROR = 458,
474
    RORImm  = 459,
475
    RetRA = 460,
476
    RetRA16 = 461,
477
    SDIV_MM_Pseudo  = 462,
478
    SDMacro = 463,
479
    SDivIMacro  = 464,
480
    SDivMacro = 465,
481
    SEQIMacro = 466,
482
    SEQMacro  = 467,
483
    SLTImm64  = 468,
484
    SLTUImm64 = 469,
485
    SNZ_B_PSEUDO  = 470,
486
    SNZ_D_PSEUDO  = 471,
487
    SNZ_H_PSEUDO  = 472,
488
    SNZ_V_PSEUDO  = 473,
489
    SNZ_W_PSEUDO  = 474,
490
    SRemIMacro  = 475,
491
    SRemMacro = 476,
492
    STORE_ACC128  = 477,
493
    STORE_ACC64 = 478,
494
    STORE_ACC64DSP  = 479,
495
    STORE_CCOND_DSP = 480,
496
    ST_F16  = 481,
497
    SWM_MM  = 482,
498
    SZ_B_PSEUDO = 483,
499
    SZ_D_PSEUDO = 484,
500
    SZ_H_PSEUDO = 485,
501
    SZ_V_PSEUDO = 486,
502
    SZ_W_PSEUDO = 487,
503
    SelBeqZ = 488,
504
    SelBneZ = 489,
505
    SelTBteqZCmp  = 490,
506
    SelTBteqZCmpi = 491,
507
    SelTBteqZSlt  = 492,
508
    SelTBteqZSlti = 493,
509
    SelTBteqZSltiu  = 494,
510
    SelTBteqZSltu = 495,
511
    SelTBtneZCmp  = 496,
512
    SelTBtneZCmpi = 497,
513
    SelTBtneZSlt  = 498,
514
    SelTBtneZSlti = 499,
515
    SelTBtneZSltiu  = 500,
516
    SelTBtneZSltu = 501,
517
    SltCCRxRy16 = 502,
518
    SltiCCRxImmX16  = 503,
519
    SltiuCCRxImmX16 = 504,
520
    SltuCCRxRy16  = 505,
521
    SltuRxRyRz16  = 506,
522
    TAILCALL  = 507,
523
    TAILCALL64R6REG = 508,
524
    TAILCALLHB64R6REG = 509,
525
    TAILCALLHBR6REG = 510,
526
    TAILCALLR6REG = 511,
527
    TAILCALLREG = 512,
528
    TAILCALLREG64 = 513,
529
    TAILCALLREGHB = 514,
530
    TAILCALLREGHB64 = 515,
531
    TAILCALLREG_MM  = 516,
532
    TAILCALLREG_MMR6  = 517,
533
    TAILCALL_MM = 518,
534
    TAILCALL_MMR6 = 519,
535
    TRAP  = 520,
536
    TRAP_MM = 521,
537
    UDIV_MM_Pseudo  = 522,
538
    UDivIMacro  = 523,
539
    UDivMacro = 524,
540
    URemIMacro  = 525,
541
    URemMacro = 526,
542
    Ulh = 527,
543
    Ulhu  = 528,
544
    Ulw = 529,
545
    Ush = 530,
546
    Usw = 531,
547
    XOR_V_D_PSEUDO  = 532,
548
    XOR_V_H_PSEUDO  = 533,
549
    XOR_V_W_PSEUDO  = 534,
550
    ABSQ_S_PH = 535,
551
    ABSQ_S_PH_MM  = 536,
552
    ABSQ_S_QB = 537,
553
    ABSQ_S_QB_MMR2  = 538,
554
    ABSQ_S_W  = 539,
555
    ABSQ_S_W_MM = 540,
556
    ADD = 541,
557
    ADDIUPC = 542,
558
    ADDIUPC_MM  = 543,
559
    ADDIUPC_MMR6  = 544,
560
    ADDIUR1SP_MM  = 545,
561
    ADDIUR2_MM  = 546,
562
    ADDIUS5_MM  = 547,
563
    ADDIUSP_MM  = 548,
564
    ADDIU_MMR6  = 549,
565
    ADDQH_PH  = 550,
566
    ADDQH_PH_MMR2 = 551,
567
    ADDQH_R_PH  = 552,
568
    ADDQH_R_PH_MMR2 = 553,
569
    ADDQH_R_W = 554,
570
    ADDQH_R_W_MMR2  = 555,
571
    ADDQH_W = 556,
572
    ADDQH_W_MMR2  = 557,
573
    ADDQ_PH = 558,
574
    ADDQ_PH_MM  = 559,
575
    ADDQ_S_PH = 560,
576
    ADDQ_S_PH_MM  = 561,
577
    ADDQ_S_W  = 562,
578
    ADDQ_S_W_MM = 563,
579
    ADDSC = 564,
580
    ADDSC_MM  = 565,
581
    ADDS_A_B  = 566,
582
    ADDS_A_D  = 567,
583
    ADDS_A_H  = 568,
584
    ADDS_A_W  = 569,
585
    ADDS_S_B  = 570,
586
    ADDS_S_D  = 571,
587
    ADDS_S_H  = 572,
588
    ADDS_S_W  = 573,
589
    ADDS_U_B  = 574,
590
    ADDS_U_D  = 575,
591
    ADDS_U_H  = 576,
592
    ADDS_U_W  = 577,
593
    ADDU16_MM = 578,
594
    ADDU16_MMR6 = 579,
595
    ADDUH_QB  = 580,
596
    ADDUH_QB_MMR2 = 581,
597
    ADDUH_R_QB  = 582,
598
    ADDUH_R_QB_MMR2 = 583,
599
    ADDU_MMR6 = 584,
600
    ADDU_PH = 585,
601
    ADDU_PH_MMR2  = 586,
602
    ADDU_QB = 587,
603
    ADDU_QB_MM  = 588,
604
    ADDU_S_PH = 589,
605
    ADDU_S_PH_MMR2  = 590,
606
    ADDU_S_QB = 591,
607
    ADDU_S_QB_MM  = 592,
608
    ADDVI_B = 593,
609
    ADDVI_D = 594,
610
    ADDVI_H = 595,
611
    ADDVI_W = 596,
612
    ADDV_B  = 597,
613
    ADDV_D  = 598,
614
    ADDV_H  = 599,
615
    ADDV_W  = 600,
616
    ADDWC = 601,
617
    ADDWC_MM  = 602,
618
    ADD_A_B = 603,
619
    ADD_A_D = 604,
620
    ADD_A_H = 605,
621
    ADD_A_W = 606,
622
    ADD_MM  = 607,
623
    ADD_MMR6  = 608,
624
    ADDi  = 609,
625
    ADDi_MM = 610,
626
    ADDiu = 611,
627
    ADDiu_MM  = 612,
628
    ADDu  = 613,
629
    ADDu_MM = 614,
630
    ALIGN = 615,
631
    ALIGN_MMR6  = 616,
632
    ALUIPC  = 617,
633
    ALUIPC_MMR6 = 618,
634
    AND = 619,
635
    AND16_MM  = 620,
636
    AND16_MMR6  = 621,
637
    AND64 = 622,
638
    ANDI16_MM = 623,
639
    ANDI16_MMR6 = 624,
640
    ANDI_B  = 625,
641
    ANDI_MMR6 = 626,
642
    AND_MM  = 627,
643
    AND_MMR6  = 628,
644
    AND_V = 629,
645
    ANDi  = 630,
646
    ANDi64  = 631,
647
    ANDi_MM = 632,
648
    APPEND  = 633,
649
    APPEND_MMR2 = 634,
650
    ASUB_S_B  = 635,
651
    ASUB_S_D  = 636,
652
    ASUB_S_H  = 637,
653
    ASUB_S_W  = 638,
654
    ASUB_U_B  = 639,
655
    ASUB_U_D  = 640,
656
    ASUB_U_H  = 641,
657
    ASUB_U_W  = 642,
658
    AUI = 643,
659
    AUIPC = 644,
660
    AUIPC_MMR6  = 645,
661
    AUI_MMR6  = 646,
662
    AVER_S_B  = 647,
663
    AVER_S_D  = 648,
664
    AVER_S_H  = 649,
665
    AVER_S_W  = 650,
666
    AVER_U_B  = 651,
667
    AVER_U_D  = 652,
668
    AVER_U_H  = 653,
669
    AVER_U_W  = 654,
670
    AVE_S_B = 655,
671
    AVE_S_D = 656,
672
    AVE_S_H = 657,
673
    AVE_S_W = 658,
674
    AVE_U_B = 659,
675
    AVE_U_D = 660,
676
    AVE_U_H = 661,
677
    AVE_U_W = 662,
678
    AddiuRxImmX16 = 663,
679
    AddiuRxPcImmX16 = 664,
680
    AddiuRxRxImm16  = 665,
681
    AddiuRxRxImmX16 = 666,
682
    AddiuRxRyOffMemX16  = 667,
683
    AddiuSpImm16  = 668,
684
    AddiuSpImmX16 = 669,
685
    AdduRxRyRz16  = 670,
686
    AndRxRxRy16 = 671,
687
    B16_MM  = 672,
688
    BADDu = 673,
689
    BAL = 674,
690
    BALC  = 675,
691
    BALC_MMR6 = 676,
692
    BALIGN  = 677,
693
    BALIGN_MMR2 = 678,
694
    BBIT0 = 679,
695
    BBIT032 = 680,
696
    BBIT1 = 681,
697
    BBIT132 = 682,
698
    BC  = 683,
699
    BC16_MMR6 = 684,
700
    BC1EQZ  = 685,
701
    BC1EQZC_MMR6  = 686,
702
    BC1F  = 687,
703
    BC1FL = 688,
704
    BC1F_MM = 689,
705
    BC1NEZ  = 690,
706
    BC1NEZC_MMR6  = 691,
707
    BC1T  = 692,
708
    BC1TL = 693,
709
    BC1T_MM = 694,
710
    BC2EQZ  = 695,
711
    BC2EQZC_MMR6  = 696,
712
    BC2NEZ  = 697,
713
    BC2NEZC_MMR6  = 698,
714
    BCLRI_B = 699,
715
    BCLRI_D = 700,
716
    BCLRI_H = 701,
717
    BCLRI_W = 702,
718
    BCLR_B  = 703,
719
    BCLR_D  = 704,
720
    BCLR_H  = 705,
721
    BCLR_W  = 706,
722
    BC_MMR6 = 707,
723
    BEQ = 708,
724
    BEQ64 = 709,
725
    BEQC  = 710,
726
    BEQC64  = 711,
727
    BEQC_MMR6 = 712,
728
    BEQL  = 713,
729
    BEQZ16_MM = 714,
730
    BEQZALC = 715,
731
    BEQZALC_MMR6  = 716,
732
    BEQZC = 717,
733
    BEQZC16_MMR6  = 718,
734
    BEQZC64 = 719,
735
    BEQZC_MM  = 720,
736
    BEQZC_MMR6  = 721,
737
    BEQ_MM  = 722,
738
    BGEC  = 723,
739
    BGEC64  = 724,
740
    BGEC_MMR6 = 725,
741
    BGEUC = 726,
742
    BGEUC64 = 727,
743
    BGEUC_MMR6  = 728,
744
    BGEZ  = 729,
745
    BGEZ64  = 730,
746
    BGEZAL  = 731,
747
    BGEZALC = 732,
748
    BGEZALC_MMR6  = 733,
749
    BGEZALL = 734,
750
    BGEZALS_MM  = 735,
751
    BGEZAL_MM = 736,
752
    BGEZC = 737,
753
    BGEZC64 = 738,
754
    BGEZC_MMR6  = 739,
755
    BGEZL = 740,
756
    BGEZ_MM = 741,
757
    BGTZ  = 742,
758
    BGTZ64  = 743,
759
    BGTZALC = 744,
760
    BGTZALC_MMR6  = 745,
761
    BGTZC = 746,
762
    BGTZC64 = 747,
763
    BGTZC_MMR6  = 748,
764
    BGTZL = 749,
765
    BGTZ_MM = 750,
766
    BINSLI_B  = 751,
767
    BINSLI_D  = 752,
768
    BINSLI_H  = 753,
769
    BINSLI_W  = 754,
770
    BINSL_B = 755,
771
    BINSL_D = 756,
772
    BINSL_H = 757,
773
    BINSL_W = 758,
774
    BINSRI_B  = 759,
775
    BINSRI_D  = 760,
776
    BINSRI_H  = 761,
777
    BINSRI_W  = 762,
778
    BINSR_B = 763,
779
    BINSR_D = 764,
780
    BINSR_H = 765,
781
    BINSR_W = 766,
782
    BITREV  = 767,
783
    BITREV_MM = 768,
784
    BITSWAP = 769,
785
    BITSWAP_MMR6  = 770,
786
    BLEZ  = 771,
787
    BLEZ64  = 772,
788
    BLEZALC = 773,
789
    BLEZALC_MMR6  = 774,
790
    BLEZC = 775,
791
    BLEZC64 = 776,
792
    BLEZC_MMR6  = 777,
793
    BLEZL = 778,
794
    BLEZ_MM = 779,
795
    BLTC  = 780,
796
    BLTC64  = 781,
797
    BLTC_MMR6 = 782,
798
    BLTUC = 783,
799
    BLTUC64 = 784,
800
    BLTUC_MMR6  = 785,
801
    BLTZ  = 786,
802
    BLTZ64  = 787,
803
    BLTZAL  = 788,
804
    BLTZALC = 789,
805
    BLTZALC_MMR6  = 790,
806
    BLTZALL = 791,
807
    BLTZALS_MM  = 792,
808
    BLTZAL_MM = 793,
809
    BLTZC = 794,
810
    BLTZC64 = 795,
811
    BLTZC_MMR6  = 796,
812
    BLTZL = 797,
813
    BLTZ_MM = 798,
814
    BMNZI_B = 799,
815
    BMNZ_V  = 800,
816
    BMZI_B  = 801,
817
    BMZ_V = 802,
818
    BNE = 803,
819
    BNE64 = 804,
820
    BNEC  = 805,
821
    BNEC64  = 806,
822
    BNEC_MMR6 = 807,
823
    BNEGI_B = 808,
824
    BNEGI_D = 809,
825
    BNEGI_H = 810,
826
    BNEGI_W = 811,
827
    BNEG_B  = 812,
828
    BNEG_D  = 813,
829
    BNEG_H  = 814,
830
    BNEG_W  = 815,
831
    BNEL  = 816,
832
    BNEZ16_MM = 817,
833
    BNEZALC = 818,
834
    BNEZALC_MMR6  = 819,
835
    BNEZC = 820,
836
    BNEZC16_MMR6  = 821,
837
    BNEZC64 = 822,
838
    BNEZC_MM  = 823,
839
    BNEZC_MMR6  = 824,
840
    BNE_MM  = 825,
841
    BNVC  = 826,
842
    BNVC_MMR6 = 827,
843
    BNZ_B = 828,
844
    BNZ_D = 829,
845
    BNZ_H = 830,
846
    BNZ_V = 831,
847
    BNZ_W = 832,
848
    BOVC  = 833,
849
    BOVC_MMR6 = 834,
850
    BPOSGE32  = 835,
851
    BPOSGE32C_MMR3  = 836,
852
    BPOSGE32_MM = 837,
853
    BREAK = 838,
854
    BREAK16_MM  = 839,
855
    BREAK16_MMR6  = 840,
856
    BREAK_MM  = 841,
857
    BREAK_MMR6  = 842,
858
    BSELI_B = 843,
859
    BSEL_V  = 844,
860
    BSETI_B = 845,
861
    BSETI_D = 846,
862
    BSETI_H = 847,
863
    BSETI_W = 848,
864
    BSET_B  = 849,
865
    BSET_D  = 850,
866
    BSET_H  = 851,
867
    BSET_W  = 852,
868
    BZ_B  = 853,
869
    BZ_D  = 854,
870
    BZ_H  = 855,
871
    BZ_V  = 856,
872
    BZ_W  = 857,
873
    BeqzRxImm16 = 858,
874
    BeqzRxImmX16  = 859,
875
    Bimm16  = 860,
876
    BimmX16 = 861,
877
    BnezRxImm16 = 862,
878
    BnezRxImmX16  = 863,
879
    Break16 = 864,
880
    Bteqz16 = 865,
881
    BteqzX16  = 866,
882
    Btnez16 = 867,
883
    BtnezX16  = 868,
884
    CACHE = 869,
885
    CACHEE  = 870,
886
    CACHEE_MM = 871,
887
    CACHE_MM  = 872,
888
    CACHE_MMR6  = 873,
889
    CACHE_R6  = 874,
890
    CEIL_L_D64  = 875,
891
    CEIL_L_D_MMR6 = 876,
892
    CEIL_L_S  = 877,
893
    CEIL_L_S_MMR6 = 878,
894
    CEIL_W_D32  = 879,
895
    CEIL_W_D64  = 880,
896
    CEIL_W_D_MMR6 = 881,
897
    CEIL_W_MM = 882,
898
    CEIL_W_S  = 883,
899
    CEIL_W_S_MM = 884,
900
    CEIL_W_S_MMR6 = 885,
901
    CEQI_B  = 886,
902
    CEQI_D  = 887,
903
    CEQI_H  = 888,
904
    CEQI_W  = 889,
905
    CEQ_B = 890,
906
    CEQ_D = 891,
907
    CEQ_H = 892,
908
    CEQ_W = 893,
909
    CFC1  = 894,
910
    CFC1_MM = 895,
911
    CFC2_MM = 896,
912
    CFCMSA  = 897,
913
    CINS  = 898,
914
    CINS32  = 899,
915
    CINS64_32 = 900,
916
    CINS_i32  = 901,
917
    CLASS_D = 902,
918
    CLASS_D_MMR6  = 903,
919
    CLASS_S = 904,
920
    CLASS_S_MMR6  = 905,
921
    CLEI_S_B  = 906,
922
    CLEI_S_D  = 907,
923
    CLEI_S_H  = 908,
924
    CLEI_S_W  = 909,
925
    CLEI_U_B  = 910,
926
    CLEI_U_D  = 911,
927
    CLEI_U_H  = 912,
928
    CLEI_U_W  = 913,
929
    CLE_S_B = 914,
930
    CLE_S_D = 915,
931
    CLE_S_H = 916,
932
    CLE_S_W = 917,
933
    CLE_U_B = 918,
934
    CLE_U_D = 919,
935
    CLE_U_H = 920,
936
    CLE_U_W = 921,
937
    CLO = 922,
938
    CLO_MM  = 923,
939
    CLO_MMR6  = 924,
940
    CLO_R6  = 925,
941
    CLTI_S_B  = 926,
942
    CLTI_S_D  = 927,
943
    CLTI_S_H  = 928,
944
    CLTI_S_W  = 929,
945
    CLTI_U_B  = 930,
946
    CLTI_U_D  = 931,
947
    CLTI_U_H  = 932,
948
    CLTI_U_W  = 933,
949
    CLT_S_B = 934,
950
    CLT_S_D = 935,
951
    CLT_S_H = 936,
952
    CLT_S_W = 937,
953
    CLT_U_B = 938,
954
    CLT_U_D = 939,
955
    CLT_U_H = 940,
956
    CLT_U_W = 941,
957
    CLZ = 942,
958
    CLZ_MM  = 943,
959
    CLZ_MMR6  = 944,
960
    CLZ_R6  = 945,
961
    CMPGDU_EQ_QB  = 946,
962
    CMPGDU_EQ_QB_MMR2 = 947,
963
    CMPGDU_LE_QB  = 948,
964
    CMPGDU_LE_QB_MMR2 = 949,
965
    CMPGDU_LT_QB  = 950,
966
    CMPGDU_LT_QB_MMR2 = 951,
967
    CMPGU_EQ_QB = 952,
968
    CMPGU_EQ_QB_MM  = 953,
969
    CMPGU_LE_QB = 954,
970
    CMPGU_LE_QB_MM  = 955,
971
    CMPGU_LT_QB = 956,
972
    CMPGU_LT_QB_MM  = 957,
973
    CMPU_EQ_QB  = 958,
974
    CMPU_EQ_QB_MM = 959,
975
    CMPU_LE_QB  = 960,
976
    CMPU_LE_QB_MM = 961,
977
    CMPU_LT_QB  = 962,
978
    CMPU_LT_QB_MM = 963,
979
    CMP_AF_D_MMR6 = 964,
980
    CMP_AF_S_MMR6 = 965,
981
    CMP_EQ_D  = 966,
982
    CMP_EQ_D_MMR6 = 967,
983
    CMP_EQ_PH = 968,
984
    CMP_EQ_PH_MM  = 969,
985
    CMP_EQ_S  = 970,
986
    CMP_EQ_S_MMR6 = 971,
987
    CMP_F_D = 972,
988
    CMP_F_S = 973,
989
    CMP_LE_D  = 974,
990
    CMP_LE_D_MMR6 = 975,
991
    CMP_LE_PH = 976,
992
    CMP_LE_PH_MM  = 977,
993
    CMP_LE_S  = 978,
994
    CMP_LE_S_MMR6 = 979,
995
    CMP_LT_D  = 980,
996
    CMP_LT_D_MMR6 = 981,
997
    CMP_LT_PH = 982,
998
    CMP_LT_PH_MM  = 983,
999
    CMP_LT_S  = 984,
1000
    CMP_LT_S_MMR6 = 985,
1001
    CMP_SAF_D = 986,
1002
    CMP_SAF_D_MMR6  = 987,
1003
    CMP_SAF_S = 988,
1004
    CMP_SAF_S_MMR6  = 989,
1005
    CMP_SEQ_D = 990,
1006
    CMP_SEQ_D_MMR6  = 991,
1007
    CMP_SEQ_S = 992,
1008
    CMP_SEQ_S_MMR6  = 993,
1009
    CMP_SLE_D = 994,
1010
    CMP_SLE_D_MMR6  = 995,
1011
    CMP_SLE_S = 996,
1012
    CMP_SLE_S_MMR6  = 997,
1013
    CMP_SLT_D = 998,
1014
    CMP_SLT_D_MMR6  = 999,
1015
    CMP_SLT_S = 1000,
1016
    CMP_SLT_S_MMR6  = 1001,
1017
    CMP_SUEQ_D  = 1002,
1018
    CMP_SUEQ_D_MMR6 = 1003,
1019
    CMP_SUEQ_S  = 1004,
1020
    CMP_SUEQ_S_MMR6 = 1005,
1021
    CMP_SULE_D  = 1006,
1022
    CMP_SULE_D_MMR6 = 1007,
1023
    CMP_SULE_S  = 1008,
1024
    CMP_SULE_S_MMR6 = 1009,
1025
    CMP_SULT_D  = 1010,
1026
    CMP_SULT_D_MMR6 = 1011,
1027
    CMP_SULT_S  = 1012,
1028
    CMP_SULT_S_MMR6 = 1013,
1029
    CMP_SUN_D = 1014,
1030
    CMP_SUN_D_MMR6  = 1015,
1031
    CMP_SUN_S = 1016,
1032
    CMP_SUN_S_MMR6  = 1017,
1033
    CMP_UEQ_D = 1018,
1034
    CMP_UEQ_D_MMR6  = 1019,
1035
    CMP_UEQ_S = 1020,
1036
    CMP_UEQ_S_MMR6  = 1021,
1037
    CMP_ULE_D = 1022,
1038
    CMP_ULE_D_MMR6  = 1023,
1039
    CMP_ULE_S = 1024,
1040
    CMP_ULE_S_MMR6  = 1025,
1041
    CMP_ULT_D = 1026,
1042
    CMP_ULT_D_MMR6  = 1027,
1043
    CMP_ULT_S = 1028,
1044
    CMP_ULT_S_MMR6  = 1029,
1045
    CMP_UN_D  = 1030,
1046
    CMP_UN_D_MMR6 = 1031,
1047
    CMP_UN_S  = 1032,
1048
    CMP_UN_S_MMR6 = 1033,
1049
    COPY_S_B  = 1034,
1050
    COPY_S_D  = 1035,
1051
    COPY_S_H  = 1036,
1052
    COPY_S_W  = 1037,
1053
    COPY_U_B  = 1038,
1054
    COPY_U_H  = 1039,
1055
    COPY_U_W  = 1040,
1056
    CRC32B  = 1041,
1057
    CRC32CB = 1042,
1058
    CRC32CD = 1043,
1059
    CRC32CH = 1044,
1060
    CRC32CW = 1045,
1061
    CRC32D  = 1046,
1062
    CRC32H  = 1047,
1063
    CRC32W  = 1048,
1064
    CTC1  = 1049,
1065
    CTC1_MM = 1050,
1066
    CTC2_MM = 1051,
1067
    CTCMSA  = 1052,
1068
    CVT_D32_S = 1053,
1069
    CVT_D32_S_MM  = 1054,
1070
    CVT_D32_W = 1055,
1071
    CVT_D32_W_MM  = 1056,
1072
    CVT_D64_L = 1057,
1073
    CVT_D64_S = 1058,
1074
    CVT_D64_S_MM  = 1059,
1075
    CVT_D64_W = 1060,
1076
    CVT_D64_W_MM  = 1061,
1077
    CVT_D_L_MMR6  = 1062,
1078
    CVT_L_D64 = 1063,
1079
    CVT_L_D64_MM  = 1064,
1080
    CVT_L_D_MMR6  = 1065,
1081
    CVT_L_S = 1066,
1082
    CVT_L_S_MM  = 1067,
1083
    CVT_L_S_MMR6  = 1068,
1084
    CVT_PS_S64  = 1069,
1085
    CVT_S_D32 = 1070,
1086
    CVT_S_D32_MM  = 1071,
1087
    CVT_S_D64 = 1072,
1088
    CVT_S_D64_MM  = 1073,
1089
    CVT_S_L = 1074,
1090
    CVT_S_L_MMR6  = 1075,
1091
    CVT_S_PL64  = 1076,
1092
    CVT_S_PU64  = 1077,
1093
    CVT_S_W = 1078,
1094
    CVT_S_W_MM  = 1079,
1095
    CVT_S_W_MMR6  = 1080,
1096
    CVT_W_D32 = 1081,
1097
    CVT_W_D32_MM  = 1082,
1098
    CVT_W_D64 = 1083,
1099
    CVT_W_D64_MM  = 1084,
1100
    CVT_W_S = 1085,
1101
    CVT_W_S_MM  = 1086,
1102
    CVT_W_S_MMR6  = 1087,
1103
    C_EQ_D32  = 1088,
1104
    C_EQ_D32_MM = 1089,
1105
    C_EQ_D64  = 1090,
1106
    C_EQ_D64_MM = 1091,
1107
    C_EQ_S  = 1092,
1108
    C_EQ_S_MM = 1093,
1109
    C_F_D32 = 1094,
1110
    C_F_D32_MM  = 1095,
1111
    C_F_D64 = 1096,
1112
    C_F_D64_MM  = 1097,
1113
    C_F_S = 1098,
1114
    C_F_S_MM  = 1099,
1115
    C_LE_D32  = 1100,
1116
    C_LE_D32_MM = 1101,
1117
    C_LE_D64  = 1102,
1118
    C_LE_D64_MM = 1103,
1119
    C_LE_S  = 1104,
1120
    C_LE_S_MM = 1105,
1121
    C_LT_D32  = 1106,
1122
    C_LT_D32_MM = 1107,
1123
    C_LT_D64  = 1108,
1124
    C_LT_D64_MM = 1109,
1125
    C_LT_S  = 1110,
1126
    C_LT_S_MM = 1111,
1127
    C_NGE_D32 = 1112,
1128
    C_NGE_D32_MM  = 1113,
1129
    C_NGE_D64 = 1114,
1130
    C_NGE_D64_MM  = 1115,
1131
    C_NGE_S = 1116,
1132
    C_NGE_S_MM  = 1117,
1133
    C_NGLE_D32  = 1118,
1134
    C_NGLE_D32_MM = 1119,
1135
    C_NGLE_D64  = 1120,
1136
    C_NGLE_D64_MM = 1121,
1137
    C_NGLE_S  = 1122,
1138
    C_NGLE_S_MM = 1123,
1139
    C_NGL_D32 = 1124,
1140
    C_NGL_D32_MM  = 1125,
1141
    C_NGL_D64 = 1126,
1142
    C_NGL_D64_MM  = 1127,
1143
    C_NGL_S = 1128,
1144
    C_NGL_S_MM  = 1129,
1145
    C_NGT_D32 = 1130,
1146
    C_NGT_D32_MM  = 1131,
1147
    C_NGT_D64 = 1132,
1148
    C_NGT_D64_MM  = 1133,
1149
    C_NGT_S = 1134,
1150
    C_NGT_S_MM  = 1135,
1151
    C_OLE_D32 = 1136,
1152
    C_OLE_D32_MM  = 1137,
1153
    C_OLE_D64 = 1138,
1154
    C_OLE_D64_MM  = 1139,
1155
    C_OLE_S = 1140,
1156
    C_OLE_S_MM  = 1141,
1157
    C_OLT_D32 = 1142,
1158
    C_OLT_D32_MM  = 1143,
1159
    C_OLT_D64 = 1144,
1160
    C_OLT_D64_MM  = 1145,
1161
    C_OLT_S = 1146,
1162
    C_OLT_S_MM  = 1147,
1163
    C_SEQ_D32 = 1148,
1164
    C_SEQ_D32_MM  = 1149,
1165
    C_SEQ_D64 = 1150,
1166
    C_SEQ_D64_MM  = 1151,
1167
    C_SEQ_S = 1152,
1168
    C_SEQ_S_MM  = 1153,
1169
    C_SF_D32  = 1154,
1170
    C_SF_D32_MM = 1155,
1171
    C_SF_D64  = 1156,
1172
    C_SF_D64_MM = 1157,
1173
    C_SF_S  = 1158,
1174
    C_SF_S_MM = 1159,
1175
    C_UEQ_D32 = 1160,
1176
    C_UEQ_D32_MM  = 1161,
1177
    C_UEQ_D64 = 1162,
1178
    C_UEQ_D64_MM  = 1163,
1179
    C_UEQ_S = 1164,
1180
    C_UEQ_S_MM  = 1165,
1181
    C_ULE_D32 = 1166,
1182
    C_ULE_D32_MM  = 1167,
1183
    C_ULE_D64 = 1168,
1184
    C_ULE_D64_MM  = 1169,
1185
    C_ULE_S = 1170,
1186
    C_ULE_S_MM  = 1171,
1187
    C_ULT_D32 = 1172,
1188
    C_ULT_D32_MM  = 1173,
1189
    C_ULT_D64 = 1174,
1190
    C_ULT_D64_MM  = 1175,
1191
    C_ULT_S = 1176,
1192
    C_ULT_S_MM  = 1177,
1193
    C_UN_D32  = 1178,
1194
    C_UN_D32_MM = 1179,
1195
    C_UN_D64  = 1180,
1196
    C_UN_D64_MM = 1181,
1197
    C_UN_S  = 1182,
1198
    C_UN_S_MM = 1183,
1199
    CmpRxRy16 = 1184,
1200
    CmpiRxImm16 = 1185,
1201
    CmpiRxImmX16  = 1186,
1202
    DADD  = 1187,
1203
    DADDi = 1188,
1204
    DADDiu  = 1189,
1205
    DADDu = 1190,
1206
    DAHI  = 1191,
1207
    DALIGN  = 1192,
1208
    DATI  = 1193,
1209
    DAUI  = 1194,
1210
    DBITSWAP  = 1195,
1211
    DCLO  = 1196,
1212
    DCLO_R6 = 1197,
1213
    DCLZ  = 1198,
1214
    DCLZ_R6 = 1199,
1215
    DDIV  = 1200,
1216
    DDIVU = 1201,
1217
    DERET = 1202,
1218
    DERET_MM  = 1203,
1219
    DERET_MMR6  = 1204,
1220
    DEXT  = 1205,
1221
    DEXT64_32 = 1206,
1222
    DEXTM = 1207,
1223
    DEXTU = 1208,
1224
    DI  = 1209,
1225
    DINS  = 1210,
1226
    DINSM = 1211,
1227
    DINSU = 1212,
1228
    DIV = 1213,
1229
    DIVU  = 1214,
1230
    DIVU_MMR6 = 1215,
1231
    DIV_MMR6  = 1216,
1232
    DIV_S_B = 1217,
1233
    DIV_S_D = 1218,
1234
    DIV_S_H = 1219,
1235
    DIV_S_W = 1220,
1236
    DIV_U_B = 1221,
1237
    DIV_U_D = 1222,
1238
    DIV_U_H = 1223,
1239
    DIV_U_W = 1224,
1240
    DI_MM = 1225,
1241
    DI_MMR6 = 1226,
1242
    DLSA  = 1227,
1243
    DLSA_R6 = 1228,
1244
    DMFC0 = 1229,
1245
    DMFC1 = 1230,
1246
    DMFC2 = 1231,
1247
    DMFC2_OCTEON  = 1232,
1248
    DMFGC0  = 1233,
1249
    DMOD  = 1234,
1250
    DMODU = 1235,
1251
    DMT = 1236,
1252
    DMTC0 = 1237,
1253
    DMTC1 = 1238,
1254
    DMTC2 = 1239,
1255
    DMTC2_OCTEON  = 1240,
1256
    DMTGC0  = 1241,
1257
    DMUH  = 1242,
1258
    DMUHU = 1243,
1259
    DMUL  = 1244,
1260
    DMULT = 1245,
1261
    DMULTu  = 1246,
1262
    DMULU = 1247,
1263
    DMUL_R6 = 1248,
1264
    DOTP_S_D  = 1249,
1265
    DOTP_S_H  = 1250,
1266
    DOTP_S_W  = 1251,
1267
    DOTP_U_D  = 1252,
1268
    DOTP_U_H  = 1253,
1269
    DOTP_U_W  = 1254,
1270
    DPADD_S_D = 1255,
1271
    DPADD_S_H = 1256,
1272
    DPADD_S_W = 1257,
1273
    DPADD_U_D = 1258,
1274
    DPADD_U_H = 1259,
1275
    DPADD_U_W = 1260,
1276
    DPAQX_SA_W_PH = 1261,
1277
    DPAQX_SA_W_PH_MMR2  = 1262,
1278
    DPAQX_S_W_PH  = 1263,
1279
    DPAQX_S_W_PH_MMR2 = 1264,
1280
    DPAQ_SA_L_W = 1265,
1281
    DPAQ_SA_L_W_MM  = 1266,
1282
    DPAQ_S_W_PH = 1267,
1283
    DPAQ_S_W_PH_MM  = 1268,
1284
    DPAU_H_QBL  = 1269,
1285
    DPAU_H_QBL_MM = 1270,
1286
    DPAU_H_QBR  = 1271,
1287
    DPAU_H_QBR_MM = 1272,
1288
    DPAX_W_PH = 1273,
1289
    DPAX_W_PH_MMR2  = 1274,
1290
    DPA_W_PH  = 1275,
1291
    DPA_W_PH_MMR2 = 1276,
1292
    DPOP  = 1277,
1293
    DPSQX_SA_W_PH = 1278,
1294
    DPSQX_SA_W_PH_MMR2  = 1279,
1295
    DPSQX_S_W_PH  = 1280,
1296
    DPSQX_S_W_PH_MMR2 = 1281,
1297
    DPSQ_SA_L_W = 1282,
1298
    DPSQ_SA_L_W_MM  = 1283,
1299
    DPSQ_S_W_PH = 1284,
1300
    DPSQ_S_W_PH_MM  = 1285,
1301
    DPSUB_S_D = 1286,
1302
    DPSUB_S_H = 1287,
1303
    DPSUB_S_W = 1288,
1304
    DPSUB_U_D = 1289,
1305
    DPSUB_U_H = 1290,
1306
    DPSUB_U_W = 1291,
1307
    DPSU_H_QBL  = 1292,
1308
    DPSU_H_QBL_MM = 1293,
1309
    DPSU_H_QBR  = 1294,
1310
    DPSU_H_QBR_MM = 1295,
1311
    DPSX_W_PH = 1296,
1312
    DPSX_W_PH_MMR2  = 1297,
1313
    DPS_W_PH  = 1298,
1314
    DPS_W_PH_MMR2 = 1299,
1315
    DROTR = 1300,
1316
    DROTR32 = 1301,
1317
    DROTRV  = 1302,
1318
    DSBH  = 1303,
1319
    DSDIV = 1304,
1320
    DSHD  = 1305,
1321
    DSLL  = 1306,
1322
    DSLL32  = 1307,
1323
    DSLL64_32 = 1308,
1324
    DSLLV = 1309,
1325
    DSRA  = 1310,
1326
    DSRA32  = 1311,
1327
    DSRAV = 1312,
1328
    DSRL  = 1313,
1329
    DSRL32  = 1314,
1330
    DSRLV = 1315,
1331
    DSUB  = 1316,
1332
    DSUBu = 1317,
1333
    DUDIV = 1318,
1334
    DVP = 1319,
1335
    DVPE  = 1320,
1336
    DVP_MMR6  = 1321,
1337
    DivRxRy16 = 1322,
1338
    DivuRxRy16  = 1323,
1339
    EHB = 1324,
1340
    EHB_MM  = 1325,
1341
    EHB_MMR6  = 1326,
1342
    EI  = 1327,
1343
    EI_MM = 1328,
1344
    EI_MMR6 = 1329,
1345
    EMT = 1330,
1346
    ERET  = 1331,
1347
    ERETNC  = 1332,
1348
    ERETNC_MMR6 = 1333,
1349
    ERET_MM = 1334,
1350
    ERET_MMR6 = 1335,
1351
    EVP = 1336,
1352
    EVPE  = 1337,
1353
    EVP_MMR6  = 1338,
1354
    EXT = 1339,
1355
    EXTP  = 1340,
1356
    EXTPDP  = 1341,
1357
    EXTPDPV = 1342,
1358
    EXTPDPV_MM  = 1343,
1359
    EXTPDP_MM = 1344,
1360
    EXTPV = 1345,
1361
    EXTPV_MM  = 1346,
1362
    EXTP_MM = 1347,
1363
    EXTRV_RS_W  = 1348,
1364
    EXTRV_RS_W_MM = 1349,
1365
    EXTRV_R_W = 1350,
1366
    EXTRV_R_W_MM  = 1351,
1367
    EXTRV_S_H = 1352,
1368
    EXTRV_S_H_MM  = 1353,
1369
    EXTRV_W = 1354,
1370
    EXTRV_W_MM  = 1355,
1371
    EXTR_RS_W = 1356,
1372
    EXTR_RS_W_MM  = 1357,
1373
    EXTR_R_W  = 1358,
1374
    EXTR_R_W_MM = 1359,
1375
    EXTR_S_H  = 1360,
1376
    EXTR_S_H_MM = 1361,
1377
    EXTR_W  = 1362,
1378
    EXTR_W_MM = 1363,
1379
    EXTS  = 1364,
1380
    EXTS32  = 1365,
1381
    EXT_MM  = 1366,
1382
    EXT_MMR6  = 1367,
1383
    FABS_D32  = 1368,
1384
    FABS_D32_MM = 1369,
1385
    FABS_D64  = 1370,
1386
    FABS_D64_MM = 1371,
1387
    FABS_S  = 1372,
1388
    FABS_S_MM = 1373,
1389
    FADD_D  = 1374,
1390
    FADD_D32  = 1375,
1391
    FADD_D32_MM = 1376,
1392
    FADD_D64  = 1377,
1393
    FADD_D64_MM = 1378,
1394
    FADD_S  = 1379,
1395
    FADD_S_MM = 1380,
1396
    FADD_S_MMR6 = 1381,
1397
    FADD_W  = 1382,
1398
    FCAF_D  = 1383,
1399
    FCAF_W  = 1384,
1400
    FCEQ_D  = 1385,
1401
    FCEQ_W  = 1386,
1402
    FCLASS_D  = 1387,
1403
    FCLASS_W  = 1388,
1404
    FCLE_D  = 1389,
1405
    FCLE_W  = 1390,
1406
    FCLT_D  = 1391,
1407
    FCLT_W  = 1392,
1408
    FCMP_D32  = 1393,
1409
    FCMP_D32_MM = 1394,
1410
    FCMP_D64  = 1395,
1411
    FCMP_S32  = 1396,
1412
    FCMP_S32_MM = 1397,
1413
    FCNE_D  = 1398,
1414
    FCNE_W  = 1399,
1415
    FCOR_D  = 1400,
1416
    FCOR_W  = 1401,
1417
    FCUEQ_D = 1402,
1418
    FCUEQ_W = 1403,
1419
    FCULE_D = 1404,
1420
    FCULE_W = 1405,
1421
    FCULT_D = 1406,
1422
    FCULT_W = 1407,
1423
    FCUNE_D = 1408,
1424
    FCUNE_W = 1409,
1425
    FCUN_D  = 1410,
1426
    FCUN_W  = 1411,
1427
    FDIV_D  = 1412,
1428
    FDIV_D32  = 1413,
1429
    FDIV_D32_MM = 1414,
1430
    FDIV_D64  = 1415,
1431
    FDIV_D64_MM = 1416,
1432
    FDIV_S  = 1417,
1433
    FDIV_S_MM = 1418,
1434
    FDIV_S_MMR6 = 1419,
1435
    FDIV_W  = 1420,
1436
    FEXDO_H = 1421,
1437
    FEXDO_W = 1422,
1438
    FEXP2_D = 1423,
1439
    FEXP2_W = 1424,
1440
    FEXUPL_D  = 1425,
1441
    FEXUPL_W  = 1426,
1442
    FEXUPR_D  = 1427,
1443
    FEXUPR_W  = 1428,
1444
    FFINT_S_D = 1429,
1445
    FFINT_S_W = 1430,
1446
    FFINT_U_D = 1431,
1447
    FFINT_U_W = 1432,
1448
    FFQL_D  = 1433,
1449
    FFQL_W  = 1434,
1450
    FFQR_D  = 1435,
1451
    FFQR_W  = 1436,
1452
    FILL_B  = 1437,
1453
    FILL_D  = 1438,
1454
    FILL_H  = 1439,
1455
    FILL_W  = 1440,
1456
    FLOG2_D = 1441,
1457
    FLOG2_W = 1442,
1458
    FLOOR_L_D64 = 1443,
1459
    FLOOR_L_D_MMR6  = 1444,
1460
    FLOOR_L_S = 1445,
1461
    FLOOR_L_S_MMR6  = 1446,
1462
    FLOOR_W_D32 = 1447,
1463
    FLOOR_W_D64 = 1448,
1464
    FLOOR_W_D_MMR6  = 1449,
1465
    FLOOR_W_MM  = 1450,
1466
    FLOOR_W_S = 1451,
1467
    FLOOR_W_S_MM  = 1452,
1468
    FLOOR_W_S_MMR6  = 1453,
1469
    FMADD_D = 1454,
1470
    FMADD_W = 1455,
1471
    FMAX_A_D  = 1456,
1472
    FMAX_A_W  = 1457,
1473
    FMAX_D  = 1458,
1474
    FMAX_W  = 1459,
1475
    FMIN_A_D  = 1460,
1476
    FMIN_A_W  = 1461,
1477
    FMIN_D  = 1462,
1478
    FMIN_W  = 1463,
1479
    FMOV_D32  = 1464,
1480
    FMOV_D32_MM = 1465,
1481
    FMOV_D64  = 1466,
1482
    FMOV_D64_MM = 1467,
1483
    FMOV_S  = 1468,
1484
    FMOV_S_MM = 1469,
1485
    FMOV_S_MMR6 = 1470,
1486
    FMSUB_D = 1471,
1487
    FMSUB_W = 1472,
1488
    FMUL_D  = 1473,
1489
    FMUL_D32  = 1474,
1490
    FMUL_D32_MM = 1475,
1491
    FMUL_D64  = 1476,
1492
    FMUL_D64_MM = 1477,
1493
    FMUL_S  = 1478,
1494
    FMUL_S_MM = 1479,
1495
    FMUL_S_MMR6 = 1480,
1496
    FMUL_W  = 1481,
1497
    FNEG_D32  = 1482,
1498
    FNEG_D32_MM = 1483,
1499
    FNEG_D64  = 1484,
1500
    FNEG_D64_MM = 1485,
1501
    FNEG_S  = 1486,
1502
    FNEG_S_MM = 1487,
1503
    FNEG_S_MMR6 = 1488,
1504
    FORK  = 1489,
1505
    FRCP_D  = 1490,
1506
    FRCP_W  = 1491,
1507
    FRINT_D = 1492,
1508
    FRINT_W = 1493,
1509
    FRSQRT_D  = 1494,
1510
    FRSQRT_W  = 1495,
1511
    FSAF_D  = 1496,
1512
    FSAF_W  = 1497,
1513
    FSEQ_D  = 1498,
1514
    FSEQ_W  = 1499,
1515
    FSLE_D  = 1500,
1516
    FSLE_W  = 1501,
1517
    FSLT_D  = 1502,
1518
    FSLT_W  = 1503,
1519
    FSNE_D  = 1504,
1520
    FSNE_W  = 1505,
1521
    FSOR_D  = 1506,
1522
    FSOR_W  = 1507,
1523
    FSQRT_D = 1508,
1524
    FSQRT_D32 = 1509,
1525
    FSQRT_D32_MM  = 1510,
1526
    FSQRT_D64 = 1511,
1527
    FSQRT_D64_MM  = 1512,
1528
    FSQRT_S = 1513,
1529
    FSQRT_S_MM  = 1514,
1530
    FSQRT_W = 1515,
1531
    FSUB_D  = 1516,
1532
    FSUB_D32  = 1517,
1533
    FSUB_D32_MM = 1518,
1534
    FSUB_D64  = 1519,
1535
    FSUB_D64_MM = 1520,
1536
    FSUB_S  = 1521,
1537
    FSUB_S_MM = 1522,
1538
    FSUB_S_MMR6 = 1523,
1539
    FSUB_W  = 1524,
1540
    FSUEQ_D = 1525,
1541
    FSUEQ_W = 1526,
1542
    FSULE_D = 1527,
1543
    FSULE_W = 1528,
1544
    FSULT_D = 1529,
1545
    FSULT_W = 1530,
1546
    FSUNE_D = 1531,
1547
    FSUNE_W = 1532,
1548
    FSUN_D  = 1533,
1549
    FSUN_W  = 1534,
1550
    FTINT_S_D = 1535,
1551
    FTINT_S_W = 1536,
1552
    FTINT_U_D = 1537,
1553
    FTINT_U_W = 1538,
1554
    FTQ_H = 1539,
1555
    FTQ_W = 1540,
1556
    FTRUNC_S_D  = 1541,
1557
    FTRUNC_S_W  = 1542,
1558
    FTRUNC_U_D  = 1543,
1559
    FTRUNC_U_W  = 1544,
1560
    GINVI = 1545,
1561
    GINVI_MMR6  = 1546,
1562
    GINVT = 1547,
1563
    GINVT_MMR6  = 1548,
1564
    HADD_S_D  = 1549,
1565
    HADD_S_H  = 1550,
1566
    HADD_S_W  = 1551,
1567
    HADD_U_D  = 1552,
1568
    HADD_U_H  = 1553,
1569
    HADD_U_W  = 1554,
1570
    HSUB_S_D  = 1555,
1571
    HSUB_S_H  = 1556,
1572
    HSUB_S_W  = 1557,
1573
    HSUB_U_D  = 1558,
1574
    HSUB_U_H  = 1559,
1575
    HSUB_U_W  = 1560,
1576
    HYPCALL = 1561,
1577
    HYPCALL_MM  = 1562,
1578
    ILVEV_B = 1563,
1579
    ILVEV_D = 1564,
1580
    ILVEV_H = 1565,
1581
    ILVEV_W = 1566,
1582
    ILVL_B  = 1567,
1583
    ILVL_D  = 1568,
1584
    ILVL_H  = 1569,
1585
    ILVL_W  = 1570,
1586
    ILVOD_B = 1571,
1587
    ILVOD_D = 1572,
1588
    ILVOD_H = 1573,
1589
    ILVOD_W = 1574,
1590
    ILVR_B  = 1575,
1591
    ILVR_D  = 1576,
1592
    ILVR_H  = 1577,
1593
    ILVR_W  = 1578,
1594
    INS = 1579,
1595
    INSERT_B  = 1580,
1596
    INSERT_D  = 1581,
1597
    INSERT_H  = 1582,
1598
    INSERT_W  = 1583,
1599
    INSV  = 1584,
1600
    INSVE_B = 1585,
1601
    INSVE_D = 1586,
1602
    INSVE_H = 1587,
1603
    INSVE_W = 1588,
1604
    INSV_MM = 1589,
1605
    INS_MM  = 1590,
1606
    INS_MMR6  = 1591,
1607
    J = 1592,
1608
    JAL = 1593,
1609
    JALR  = 1594,
1610
    JALR16_MM = 1595,
1611
    JALR64  = 1596,
1612
    JALRC16_MMR6  = 1597,
1613
    JALRC_HB_MMR6 = 1598,
1614
    JALRC_MMR6  = 1599,
1615
    JALRS16_MM  = 1600,
1616
    JALRS_MM  = 1601,
1617
    JALR_HB = 1602,
1618
    JALR_HB64 = 1603,
1619
    JALR_MM = 1604,
1620
    JALS_MM = 1605,
1621
    JALX  = 1606,
1622
    JALX_MM = 1607,
1623
    JAL_MM  = 1608,
1624
    JIALC = 1609,
1625
    JIALC64 = 1610,
1626
    JIALC_MMR6  = 1611,
1627
    JIC = 1612,
1628
    JIC64 = 1613,
1629
    JIC_MMR6  = 1614,
1630
    JR  = 1615,
1631
    JR16_MM = 1616,
1632
    JR64  = 1617,
1633
    JRADDIUSP = 1618,
1634
    JRC16_MM  = 1619,
1635
    JRC16_MMR6  = 1620,
1636
    JRCADDIUSP_MMR6 = 1621,
1637
    JR_HB = 1622,
1638
    JR_HB64 = 1623,
1639
    JR_HB64_R6  = 1624,
1640
    JR_HB_R6  = 1625,
1641
    JR_MM = 1626,
1642
    J_MM  = 1627,
1643
    Jal16 = 1628,
1644
    JalB16  = 1629,
1645
    JrRa16  = 1630,
1646
    JrcRa16 = 1631,
1647
    JrcRx16 = 1632,
1648
    JumpLinkReg16 = 1633,
1649
    LB  = 1634,
1650
    LB64  = 1635,
1651
    LBE = 1636,
1652
    LBE_MM  = 1637,
1653
    LBU16_MM  = 1638,
1654
    LBUX  = 1639,
1655
    LBUX_MM = 1640,
1656
    LBU_MMR6  = 1641,
1657
    LB_MM = 1642,
1658
    LB_MMR6 = 1643,
1659
    LBu = 1644,
1660
    LBu64 = 1645,
1661
    LBuE  = 1646,
1662
    LBuE_MM = 1647,
1663
    LBu_MM  = 1648,
1664
    LD  = 1649,
1665
    LDC1  = 1650,
1666
    LDC164  = 1651,
1667
    LDC1_D64_MMR6 = 1652,
1668
    LDC1_MM = 1653,
1669
    LDC2  = 1654,
1670
    LDC2_MMR6 = 1655,
1671
    LDC2_R6 = 1656,
1672
    LDC3  = 1657,
1673
    LDI_B = 1658,
1674
    LDI_D = 1659,
1675
    LDI_H = 1660,
1676
    LDI_W = 1661,
1677
    LDL = 1662,
1678
    LDPC  = 1663,
1679
    LDR = 1664,
1680
    LDXC1 = 1665,
1681
    LDXC164 = 1666,
1682
    LD_B  = 1667,
1683
    LD_D  = 1668,
1684
    LD_H  = 1669,
1685
    LD_W  = 1670,
1686
    LEA_ADDiu = 1671,
1687
    LEA_ADDiu64 = 1672,
1688
    LEA_ADDiu_MM  = 1673,
1689
    LH  = 1674,
1690
    LH64  = 1675,
1691
    LHE = 1676,
1692
    LHE_MM  = 1677,
1693
    LHU16_MM  = 1678,
1694
    LHX = 1679,
1695
    LHX_MM  = 1680,
1696
    LH_MM = 1681,
1697
    LHu = 1682,
1698
    LHu64 = 1683,
1699
    LHuE  = 1684,
1700
    LHuE_MM = 1685,
1701
    LHu_MM  = 1686,
1702
    LI16_MM = 1687,
1703
    LI16_MMR6 = 1688,
1704
    LL  = 1689,
1705
    LL64  = 1690,
1706
    LL64_R6 = 1691,
1707
    LLD = 1692,
1708
    LLD_R6  = 1693,
1709
    LLE = 1694,
1710
    LLE_MM  = 1695,
1711
    LL_MM = 1696,
1712
    LL_MMR6 = 1697,
1713
    LL_R6 = 1698,
1714
    LSA = 1699,
1715
    LSA_MMR6  = 1700,
1716
    LSA_R6  = 1701,
1717
    LUI_MMR6  = 1702,
1718
    LUXC1 = 1703,
1719
    LUXC164 = 1704,
1720
    LUXC1_MM  = 1705,
1721
    LUi = 1706,
1722
    LUi64 = 1707,
1723
    LUi_MM  = 1708,
1724
    LW  = 1709,
1725
    LW16_MM = 1710,
1726
    LW64  = 1711,
1727
    LWC1  = 1712,
1728
    LWC1_MM = 1713,
1729
    LWC2  = 1714,
1730
    LWC2_MMR6 = 1715,
1731
    LWC2_R6 = 1716,
1732
    LWC3  = 1717,
1733
    LWDSP = 1718,
1734
    LWDSP_MM  = 1719,
1735
    LWE = 1720,
1736
    LWE_MM  = 1721,
1737
    LWGP_MM = 1722,
1738
    LWL = 1723,
1739
    LWL64 = 1724,
1740
    LWLE  = 1725,
1741
    LWLE_MM = 1726,
1742
    LWL_MM  = 1727,
1743
    LWM16_MM  = 1728,
1744
    LWM16_MMR6  = 1729,
1745
    LWM32_MM  = 1730,
1746
    LWPC  = 1731,
1747
    LWPC_MMR6 = 1732,
1748
    LWP_MM  = 1733,
1749
    LWR = 1734,
1750
    LWR64 = 1735,
1751
    LWRE  = 1736,
1752
    LWRE_MM = 1737,
1753
    LWR_MM  = 1738,
1754
    LWSP_MM = 1739,
1755
    LWUPC = 1740,
1756
    LWU_MM  = 1741,
1757
    LWX = 1742,
1758
    LWXC1 = 1743,
1759
    LWXC1_MM  = 1744,
1760
    LWXS_MM = 1745,
1761
    LWX_MM  = 1746,
1762
    LW_MM = 1747,
1763
    LW_MMR6 = 1748,
1764
    LWu = 1749,
1765
    LbRxRyOffMemX16 = 1750,
1766
    LbuRxRyOffMemX16  = 1751,
1767
    LhRxRyOffMemX16 = 1752,
1768
    LhuRxRyOffMemX16  = 1753,
1769
    LiRxImm16 = 1754,
1770
    LiRxImmAlignX16 = 1755,
1771
    LiRxImmX16  = 1756,
1772
    LwRxPcTcp16 = 1757,
1773
    LwRxPcTcpX16  = 1758,
1774
    LwRxRyOffMemX16 = 1759,
1775
    LwRxSpImmX16  = 1760,
1776
    MADD  = 1761,
1777
    MADDF_D = 1762,
1778
    MADDF_D_MMR6  = 1763,
1779
    MADDF_S = 1764,
1780
    MADDF_S_MMR6  = 1765,
1781
    MADDR_Q_H = 1766,
1782
    MADDR_Q_W = 1767,
1783
    MADDU = 1768,
1784
    MADDU_DSP = 1769,
1785
    MADDU_DSP_MM  = 1770,
1786
    MADDU_MM  = 1771,
1787
    MADDV_B = 1772,
1788
    MADDV_D = 1773,
1789
    MADDV_H = 1774,
1790
    MADDV_W = 1775,
1791
    MADD_D32  = 1776,
1792
    MADD_D32_MM = 1777,
1793
    MADD_D64  = 1778,
1794
    MADD_DSP  = 1779,
1795
    MADD_DSP_MM = 1780,
1796
    MADD_MM = 1781,
1797
    MADD_Q_H  = 1782,
1798
    MADD_Q_W  = 1783,
1799
    MADD_S  = 1784,
1800
    MADD_S_MM = 1785,
1801
    MAQ_SA_W_PHL  = 1786,
1802
    MAQ_SA_W_PHL_MM = 1787,
1803
    MAQ_SA_W_PHR  = 1788,
1804
    MAQ_SA_W_PHR_MM = 1789,
1805
    MAQ_S_W_PHL = 1790,
1806
    MAQ_S_W_PHL_MM  = 1791,
1807
    MAQ_S_W_PHR = 1792,
1808
    MAQ_S_W_PHR_MM  = 1793,
1809
    MAXA_D  = 1794,
1810
    MAXA_D_MMR6 = 1795,
1811
    MAXA_S  = 1796,
1812
    MAXA_S_MMR6 = 1797,
1813
    MAXI_S_B  = 1798,
1814
    MAXI_S_D  = 1799,
1815
    MAXI_S_H  = 1800,
1816
    MAXI_S_W  = 1801,
1817
    MAXI_U_B  = 1802,
1818
    MAXI_U_D  = 1803,
1819
    MAXI_U_H  = 1804,
1820
    MAXI_U_W  = 1805,
1821
    MAX_A_B = 1806,
1822
    MAX_A_D = 1807,
1823
    MAX_A_H = 1808,
1824
    MAX_A_W = 1809,
1825
    MAX_D = 1810,
1826
    MAX_D_MMR6  = 1811,
1827
    MAX_S = 1812,
1828
    MAX_S_B = 1813,
1829
    MAX_S_D = 1814,
1830
    MAX_S_H = 1815,
1831
    MAX_S_MMR6  = 1816,
1832
    MAX_S_W = 1817,
1833
    MAX_U_B = 1818,
1834
    MAX_U_D = 1819,
1835
    MAX_U_H = 1820,
1836
    MAX_U_W = 1821,
1837
    MFC0  = 1822,
1838
    MFC0_MMR6 = 1823,
1839
    MFC1  = 1824,
1840
    MFC1_D64  = 1825,
1841
    MFC1_MM = 1826,
1842
    MFC1_MMR6 = 1827,
1843
    MFC2  = 1828,
1844
    MFC2_MMR6 = 1829,
1845
    MFGC0 = 1830,
1846
    MFGC0_MM  = 1831,
1847
    MFHC0_MMR6  = 1832,
1848
    MFHC1_D32 = 1833,
1849
    MFHC1_D32_MM  = 1834,
1850
    MFHC1_D64 = 1835,
1851
    MFHC1_D64_MM  = 1836,
1852
    MFHC2_MMR6  = 1837,
1853
    MFHGC0  = 1838,
1854
    MFHGC0_MM = 1839,
1855
    MFHI  = 1840,
1856
    MFHI16_MM = 1841,
1857
    MFHI64  = 1842,
1858
    MFHI_DSP  = 1843,
1859
    MFHI_DSP_MM = 1844,
1860
    MFHI_MM = 1845,
1861
    MFLO  = 1846,
1862
    MFLO16_MM = 1847,
1863
    MFLO64  = 1848,
1864
    MFLO_DSP  = 1849,
1865
    MFLO_DSP_MM = 1850,
1866
    MFLO_MM = 1851,
1867
    MFTR  = 1852,
1868
    MINA_D  = 1853,
1869
    MINA_D_MMR6 = 1854,
1870
    MINA_S  = 1855,
1871
    MINA_S_MMR6 = 1856,
1872
    MINI_S_B  = 1857,
1873
    MINI_S_D  = 1858,
1874
    MINI_S_H  = 1859,
1875
    MINI_S_W  = 1860,
1876
    MINI_U_B  = 1861,
1877
    MINI_U_D  = 1862,
1878
    MINI_U_H  = 1863,
1879
    MINI_U_W  = 1864,
1880
    MIN_A_B = 1865,
1881
    MIN_A_D = 1866,
1882
    MIN_A_H = 1867,
1883
    MIN_A_W = 1868,
1884
    MIN_D = 1869,
1885
    MIN_D_MMR6  = 1870,
1886
    MIN_S = 1871,
1887
    MIN_S_B = 1872,
1888
    MIN_S_D = 1873,
1889
    MIN_S_H = 1874,
1890
    MIN_S_MMR6  = 1875,
1891
    MIN_S_W = 1876,
1892
    MIN_U_B = 1877,
1893
    MIN_U_D = 1878,
1894
    MIN_U_H = 1879,
1895
    MIN_U_W = 1880,
1896
    MOD = 1881,
1897
    MODSUB  = 1882,
1898
    MODSUB_MM = 1883,
1899
    MODU  = 1884,
1900
    MODU_MMR6 = 1885,
1901
    MOD_MMR6  = 1886,
1902
    MOD_S_B = 1887,
1903
    MOD_S_D = 1888,
1904
    MOD_S_H = 1889,
1905
    MOD_S_W = 1890,
1906
    MOD_U_B = 1891,
1907
    MOD_U_D = 1892,
1908
    MOD_U_H = 1893,
1909
    MOD_U_W = 1894,
1910
    MOVE16_MM = 1895,
1911
    MOVE16_MMR6 = 1896,
1912
    MOVEP_MM  = 1897,
1913
    MOVEP_MMR6  = 1898,
1914
    MOVE_V  = 1899,
1915
    MOVF_D32  = 1900,
1916
    MOVF_D32_MM = 1901,
1917
    MOVF_D64  = 1902,
1918
    MOVF_I  = 1903,
1919
    MOVF_I64  = 1904,
1920
    MOVF_I_MM = 1905,
1921
    MOVF_S  = 1906,
1922
    MOVF_S_MM = 1907,
1923
    MOVN_I64_D64  = 1908,
1924
    MOVN_I64_I  = 1909,
1925
    MOVN_I64_I64  = 1910,
1926
    MOVN_I64_S  = 1911,
1927
    MOVN_I_D32  = 1912,
1928
    MOVN_I_D32_MM = 1913,
1929
    MOVN_I_D64  = 1914,
1930
    MOVN_I_I  = 1915,
1931
    MOVN_I_I64  = 1916,
1932
    MOVN_I_MM = 1917,
1933
    MOVN_I_S  = 1918,
1934
    MOVN_I_S_MM = 1919,
1935
    MOVT_D32  = 1920,
1936
    MOVT_D32_MM = 1921,
1937
    MOVT_D64  = 1922,
1938
    MOVT_I  = 1923,
1939
    MOVT_I64  = 1924,
1940
    MOVT_I_MM = 1925,
1941
    MOVT_S  = 1926,
1942
    MOVT_S_MM = 1927,
1943
    MOVZ_I64_D64  = 1928,
1944
    MOVZ_I64_I  = 1929,
1945
    MOVZ_I64_I64  = 1930,
1946
    MOVZ_I64_S  = 1931,
1947
    MOVZ_I_D32  = 1932,
1948
    MOVZ_I_D32_MM = 1933,
1949
    MOVZ_I_D64  = 1934,
1950
    MOVZ_I_I  = 1935,
1951
    MOVZ_I_I64  = 1936,
1952
    MOVZ_I_MM = 1937,
1953
    MOVZ_I_S  = 1938,
1954
    MOVZ_I_S_MM = 1939,
1955
    MSUB  = 1940,
1956
    MSUBF_D = 1941,
1957
    MSUBF_D_MMR6  = 1942,
1958
    MSUBF_S = 1943,
1959
    MSUBF_S_MMR6  = 1944,
1960
    MSUBR_Q_H = 1945,
1961
    MSUBR_Q_W = 1946,
1962
    MSUBU = 1947,
1963
    MSUBU_DSP = 1948,
1964
    MSUBU_DSP_MM  = 1949,
1965
    MSUBU_MM  = 1950,
1966
    MSUBV_B = 1951,
1967
    MSUBV_D = 1952,
1968
    MSUBV_H = 1953,
1969
    MSUBV_W = 1954,
1970
    MSUB_D32  = 1955,
1971
    MSUB_D32_MM = 1956,
1972
    MSUB_D64  = 1957,
1973
    MSUB_DSP  = 1958,
1974
    MSUB_DSP_MM = 1959,
1975
    MSUB_MM = 1960,
1976
    MSUB_Q_H  = 1961,
1977
    MSUB_Q_W  = 1962,
1978
    MSUB_S  = 1963,
1979
    MSUB_S_MM = 1964,
1980
    MTC0  = 1965,
1981
    MTC0_MMR6 = 1966,
1982
    MTC1  = 1967,
1983
    MTC1_D64  = 1968,
1984
    MTC1_D64_MM = 1969,
1985
    MTC1_MM = 1970,
1986
    MTC1_MMR6 = 1971,
1987
    MTC2  = 1972,
1988
    MTC2_MMR6 = 1973,
1989
    MTGC0 = 1974,
1990
    MTGC0_MM  = 1975,
1991
    MTHC0_MMR6  = 1976,
1992
    MTHC1_D32 = 1977,
1993
    MTHC1_D32_MM  = 1978,
1994
    MTHC1_D64 = 1979,
1995
    MTHC1_D64_MM  = 1980,
1996
    MTHC2_MMR6  = 1981,
1997
    MTHGC0  = 1982,
1998
    MTHGC0_MM = 1983,
1999
    MTHI  = 1984,
2000
    MTHI64  = 1985,
2001
    MTHI_DSP  = 1986,
2002
    MTHI_DSP_MM = 1987,
2003
    MTHI_MM = 1988,
2004
    MTHLIP  = 1989,
2005
    MTHLIP_MM = 1990,
2006
    MTLO  = 1991,
2007
    MTLO64  = 1992,
2008
    MTLO_DSP  = 1993,
2009
    MTLO_DSP_MM = 1994,
2010
    MTLO_MM = 1995,
2011
    MTM0  = 1996,
2012
    MTM1  = 1997,
2013
    MTM2  = 1998,
2014
    MTP0  = 1999,
2015
    MTP1  = 2000,
2016
    MTP2  = 2001,
2017
    MTTR  = 2002,
2018
    MUH = 2003,
2019
    MUHU  = 2004,
2020
    MUHU_MMR6 = 2005,
2021
    MUH_MMR6  = 2006,
2022
    MUL = 2007,
2023
    MULEQ_S_W_PHL = 2008,
2024
    MULEQ_S_W_PHL_MM  = 2009,
2025
    MULEQ_S_W_PHR = 2010,
2026
    MULEQ_S_W_PHR_MM  = 2011,
2027
    MULEU_S_PH_QBL  = 2012,
2028
    MULEU_S_PH_QBL_MM = 2013,
2029
    MULEU_S_PH_QBR  = 2014,
2030
    MULEU_S_PH_QBR_MM = 2015,
2031
    MULQ_RS_PH  = 2016,
2032
    MULQ_RS_PH_MM = 2017,
2033
    MULQ_RS_W = 2018,
2034
    MULQ_RS_W_MMR2  = 2019,
2035
    MULQ_S_PH = 2020,
2036
    MULQ_S_PH_MMR2  = 2021,
2037
    MULQ_S_W  = 2022,
2038
    MULQ_S_W_MMR2 = 2023,
2039
    MULR_Q_H  = 2024,
2040
    MULR_Q_W  = 2025,
2041
    MULSAQ_S_W_PH = 2026,
2042
    MULSAQ_S_W_PH_MM  = 2027,
2043
    MULSA_W_PH  = 2028,
2044
    MULSA_W_PH_MMR2 = 2029,
2045
    MULT  = 2030,
2046
    MULTU_DSP = 2031,
2047
    MULTU_DSP_MM  = 2032,
2048
    MULT_DSP  = 2033,
2049
    MULT_DSP_MM = 2034,
2050
    MULT_MM = 2035,
2051
    MULTu = 2036,
2052
    MULTu_MM  = 2037,
2053
    MULU  = 2038,
2054
    MULU_MMR6 = 2039,
2055
    MULV_B  = 2040,
2056
    MULV_D  = 2041,
2057
    MULV_H  = 2042,
2058
    MULV_W  = 2043,
2059
    MUL_MM  = 2044,
2060
    MUL_MMR6  = 2045,
2061
    MUL_PH  = 2046,
2062
    MUL_PH_MMR2 = 2047,
2063
    MUL_Q_H = 2048,
2064
    MUL_Q_W = 2049,
2065
    MUL_R6  = 2050,
2066
    MUL_S_PH  = 2051,
2067
    MUL_S_PH_MMR2 = 2052,
2068
    Mfhi16  = 2053,
2069
    Mflo16  = 2054,
2070
    Move32R16 = 2055,
2071
    MoveR3216 = 2056,
2072
    NLOC_B  = 2057,
2073
    NLOC_D  = 2058,
2074
    NLOC_H  = 2059,
2075
    NLOC_W  = 2060,
2076
    NLZC_B  = 2061,
2077
    NLZC_D  = 2062,
2078
    NLZC_H  = 2063,
2079
    NLZC_W  = 2064,
2080
    NMADD_D32 = 2065,
2081
    NMADD_D32_MM  = 2066,
2082
    NMADD_D64 = 2067,
2083
    NMADD_S = 2068,
2084
    NMADD_S_MM  = 2069,
2085
    NMSUB_D32 = 2070,
2086
    NMSUB_D32_MM  = 2071,
2087
    NMSUB_D64 = 2072,
2088
    NMSUB_S = 2073,
2089
    NMSUB_S_MM  = 2074,
2090
    NOR = 2075,
2091
    NOR64 = 2076,
2092
    NORI_B  = 2077,
2093
    NOR_MM  = 2078,
2094
    NOR_MMR6  = 2079,
2095
    NOR_V = 2080,
2096
    NOT16_MM  = 2081,
2097
    NOT16_MMR6  = 2082,
2098
    NegRxRy16 = 2083,
2099
    NotRxRy16 = 2084,
2100
    OR  = 2085,
2101
    OR16_MM = 2086,
2102
    OR16_MMR6 = 2087,
2103
    OR64  = 2088,
2104
    ORI_B = 2089,
2105
    ORI_MMR6  = 2090,
2106
    OR_MM = 2091,
2107
    OR_MMR6 = 2092,
2108
    OR_V  = 2093,
2109
    ORi = 2094,
2110
    ORi64 = 2095,
2111
    ORi_MM  = 2096,
2112
    OrRxRxRy16  = 2097,
2113
    PACKRL_PH = 2098,
2114
    PACKRL_PH_MM  = 2099,
2115
    PAUSE = 2100,
2116
    PAUSE_MM  = 2101,
2117
    PAUSE_MMR6  = 2102,
2118
    PCKEV_B = 2103,
2119
    PCKEV_D = 2104,
2120
    PCKEV_H = 2105,
2121
    PCKEV_W = 2106,
2122
    PCKOD_B = 2107,
2123
    PCKOD_D = 2108,
2124
    PCKOD_H = 2109,
2125
    PCKOD_W = 2110,
2126
    PCNT_B  = 2111,
2127
    PCNT_D  = 2112,
2128
    PCNT_H  = 2113,
2129
    PCNT_W  = 2114,
2130
    PICK_PH = 2115,
2131
    PICK_PH_MM  = 2116,
2132
    PICK_QB = 2117,
2133
    PICK_QB_MM  = 2118,
2134
    PLL_PS64  = 2119,
2135
    PLU_PS64  = 2120,
2136
    POP = 2121,
2137
    PRECEQU_PH_QBL  = 2122,
2138
    PRECEQU_PH_QBLA = 2123,
2139
    PRECEQU_PH_QBLA_MM  = 2124,
2140
    PRECEQU_PH_QBL_MM = 2125,
2141
    PRECEQU_PH_QBR  = 2126,
2142
    PRECEQU_PH_QBRA = 2127,
2143
    PRECEQU_PH_QBRA_MM  = 2128,
2144
    PRECEQU_PH_QBR_MM = 2129,
2145
    PRECEQ_W_PHL  = 2130,
2146
    PRECEQ_W_PHL_MM = 2131,
2147
    PRECEQ_W_PHR  = 2132,
2148
    PRECEQ_W_PHR_MM = 2133,
2149
    PRECEU_PH_QBL = 2134,
2150
    PRECEU_PH_QBLA  = 2135,
2151
    PRECEU_PH_QBLA_MM = 2136,
2152
    PRECEU_PH_QBL_MM  = 2137,
2153
    PRECEU_PH_QBR = 2138,
2154
    PRECEU_PH_QBRA  = 2139,
2155
    PRECEU_PH_QBRA_MM = 2140,
2156
    PRECEU_PH_QBR_MM  = 2141,
2157
    PRECRQU_S_QB_PH = 2142,
2158
    PRECRQU_S_QB_PH_MM  = 2143,
2159
    PRECRQ_PH_W = 2144,
2160
    PRECRQ_PH_W_MM  = 2145,
2161
    PRECRQ_QB_PH  = 2146,
2162
    PRECRQ_QB_PH_MM = 2147,
2163
    PRECRQ_RS_PH_W  = 2148,
2164
    PRECRQ_RS_PH_W_MM = 2149,
2165
    PRECR_QB_PH = 2150,
2166
    PRECR_QB_PH_MMR2  = 2151,
2167
    PRECR_SRA_PH_W  = 2152,
2168
    PRECR_SRA_PH_W_MMR2 = 2153,
2169
    PRECR_SRA_R_PH_W  = 2154,
2170
    PRECR_SRA_R_PH_W_MMR2 = 2155,
2171
    PREF  = 2156,
2172
    PREFE = 2157,
2173
    PREFE_MM  = 2158,
2174
    PREFX_MM  = 2159,
2175
    PREF_MM = 2160,
2176
    PREF_MMR6 = 2161,
2177
    PREF_R6 = 2162,
2178
    PREPEND = 2163,
2179
    PREPEND_MMR2  = 2164,
2180
    RADDU_W_QB  = 2165,
2181
    RADDU_W_QB_MM = 2166,
2182
    RDDSP = 2167,
2183
    RDDSP_MM  = 2168,
2184
    RDHWR = 2169,
2185
    RDHWR64 = 2170,
2186
    RDHWR_MM  = 2171,
2187
    RDHWR_MMR6  = 2172,
2188
    RDPGPR_MMR6 = 2173,
2189
    RECIP_D32 = 2174,
2190
    RECIP_D32_MM  = 2175,
2191
    RECIP_D64 = 2176,
2192
    RECIP_D64_MM  = 2177,
2193
    RECIP_S = 2178,
2194
    RECIP_S_MM  = 2179,
2195
    REPLV_PH  = 2180,
2196
    REPLV_PH_MM = 2181,
2197
    REPLV_QB  = 2182,
2198
    REPLV_QB_MM = 2183,
2199
    REPL_PH = 2184,
2200
    REPL_PH_MM  = 2185,
2201
    REPL_QB = 2186,
2202
    REPL_QB_MM  = 2187,
2203
    RINT_D  = 2188,
2204
    RINT_D_MMR6 = 2189,
2205
    RINT_S  = 2190,
2206
    RINT_S_MMR6 = 2191,
2207
    ROTR  = 2192,
2208
    ROTRV = 2193,
2209
    ROTRV_MM  = 2194,
2210
    ROTR_MM = 2195,
2211
    ROUND_L_D64 = 2196,
2212
    ROUND_L_D_MMR6  = 2197,
2213
    ROUND_L_S = 2198,
2214
    ROUND_L_S_MMR6  = 2199,
2215
    ROUND_W_D32 = 2200,
2216
    ROUND_W_D64 = 2201,
2217
    ROUND_W_D_MMR6  = 2202,
2218
    ROUND_W_MM  = 2203,
2219
    ROUND_W_S = 2204,
2220
    ROUND_W_S_MM  = 2205,
2221
    ROUND_W_S_MMR6  = 2206,
2222
    RSQRT_D32 = 2207,
2223
    RSQRT_D32_MM  = 2208,
2224
    RSQRT_D64 = 2209,
2225
    RSQRT_D64_MM  = 2210,
2226
    RSQRT_S = 2211,
2227
    RSQRT_S_MM  = 2212,
2228
    Restore16 = 2213,
2229
    RestoreX16  = 2214,
2230
    SAT_S_B = 2215,
2231
    SAT_S_D = 2216,
2232
    SAT_S_H = 2217,
2233
    SAT_S_W = 2218,
2234
    SAT_U_B = 2219,
2235
    SAT_U_D = 2220,
2236
    SAT_U_H = 2221,
2237
    SAT_U_W = 2222,
2238
    SB  = 2223,
2239
    SB16_MM = 2224,
2240
    SB16_MMR6 = 2225,
2241
    SB64  = 2226,
2242
    SBE = 2227,
2243
    SBE_MM  = 2228,
2244
    SB_MM = 2229,
2245
    SB_MMR6 = 2230,
2246
    SC  = 2231,
2247
    SC64  = 2232,
2248
    SC64_R6 = 2233,
2249
    SCD = 2234,
2250
    SCD_R6  = 2235,
2251
    SCE = 2236,
2252
    SCE_MM  = 2237,
2253
    SC_MM = 2238,
2254
    SC_MMR6 = 2239,
2255
    SC_R6 = 2240,
2256
    SD  = 2241,
2257
    SDBBP = 2242,
2258
    SDBBP16_MM  = 2243,
2259
    SDBBP16_MMR6  = 2244,
2260
    SDBBP_MM  = 2245,
2261
    SDBBP_MMR6  = 2246,
2262
    SDBBP_R6  = 2247,
2263
    SDC1  = 2248,
2264
    SDC164  = 2249,
2265
    SDC1_D64_MMR6 = 2250,
2266
    SDC1_MM = 2251,
2267
    SDC2  = 2252,
2268
    SDC2_MMR6 = 2253,
2269
    SDC2_R6 = 2254,
2270
    SDC3  = 2255,
2271
    SDIV  = 2256,
2272
    SDIV_MM = 2257,
2273
    SDL = 2258,
2274
    SDR = 2259,
2275
    SDXC1 = 2260,
2276
    SDXC164 = 2261,
2277
    SEB = 2262,
2278
    SEB64 = 2263,
2279
    SEB_MM  = 2264,
2280
    SEH = 2265,
2281
    SEH64 = 2266,
2282
    SEH_MM  = 2267,
2283
    SELEQZ  = 2268,
2284
    SELEQZ64  = 2269,
2285
    SELEQZ_D  = 2270,
2286
    SELEQZ_D_MMR6 = 2271,
2287
    SELEQZ_MMR6 = 2272,
2288
    SELEQZ_S  = 2273,
2289
    SELEQZ_S_MMR6 = 2274,
2290
    SELNEZ  = 2275,
2291
    SELNEZ64  = 2276,
2292
    SELNEZ_D  = 2277,
2293
    SELNEZ_D_MMR6 = 2278,
2294
    SELNEZ_MMR6 = 2279,
2295
    SELNEZ_S  = 2280,
2296
    SELNEZ_S_MMR6 = 2281,
2297
    SEL_D = 2282,
2298
    SEL_D_MMR6  = 2283,
2299
    SEL_S = 2284,
2300
    SEL_S_MMR6  = 2285,
2301
    SEQ = 2286,
2302
    SEQi  = 2287,
2303
    SH  = 2288,
2304
    SH16_MM = 2289,
2305
    SH16_MMR6 = 2290,
2306
    SH64  = 2291,
2307
    SHE = 2292,
2308
    SHE_MM  = 2293,
2309
    SHF_B = 2294,
2310
    SHF_H = 2295,
2311
    SHF_W = 2296,
2312
    SHILO = 2297,
2313
    SHILOV  = 2298,
2314
    SHILOV_MM = 2299,
2315
    SHILO_MM  = 2300,
2316
    SHLLV_PH  = 2301,
2317
    SHLLV_PH_MM = 2302,
2318
    SHLLV_QB  = 2303,
2319
    SHLLV_QB_MM = 2304,
2320
    SHLLV_S_PH  = 2305,
2321
    SHLLV_S_PH_MM = 2306,
2322
    SHLLV_S_W = 2307,
2323
    SHLLV_S_W_MM  = 2308,
2324
    SHLL_PH = 2309,
2325
    SHLL_PH_MM  = 2310,
2326
    SHLL_QB = 2311,
2327
    SHLL_QB_MM  = 2312,
2328
    SHLL_S_PH = 2313,
2329
    SHLL_S_PH_MM  = 2314,
2330
    SHLL_S_W  = 2315,
2331
    SHLL_S_W_MM = 2316,
2332
    SHRAV_PH  = 2317,
2333
    SHRAV_PH_MM = 2318,
2334
    SHRAV_QB  = 2319,
2335
    SHRAV_QB_MMR2 = 2320,
2336
    SHRAV_R_PH  = 2321,
2337
    SHRAV_R_PH_MM = 2322,
2338
    SHRAV_R_QB  = 2323,
2339
    SHRAV_R_QB_MMR2 = 2324,
2340
    SHRAV_R_W = 2325,
2341
    SHRAV_R_W_MM  = 2326,
2342
    SHRA_PH = 2327,
2343
    SHRA_PH_MM  = 2328,
2344
    SHRA_QB = 2329,
2345
    SHRA_QB_MMR2  = 2330,
2346
    SHRA_R_PH = 2331,
2347
    SHRA_R_PH_MM  = 2332,
2348
    SHRA_R_QB = 2333,
2349
    SHRA_R_QB_MMR2  = 2334,
2350
    SHRA_R_W  = 2335,
2351
    SHRA_R_W_MM = 2336,
2352
    SHRLV_PH  = 2337,
2353
    SHRLV_PH_MMR2 = 2338,
2354
    SHRLV_QB  = 2339,
2355
    SHRLV_QB_MM = 2340,
2356
    SHRL_PH = 2341,
2357
    SHRL_PH_MMR2  = 2342,
2358
    SHRL_QB = 2343,
2359
    SHRL_QB_MM  = 2344,
2360
    SH_MM = 2345,
2361
    SH_MMR6 = 2346,
2362
    SIGRIE  = 2347,
2363
    SIGRIE_MMR6 = 2348,
2364
    SLDI_B  = 2349,
2365
    SLDI_D  = 2350,
2366
    SLDI_H  = 2351,
2367
    SLDI_W  = 2352,
2368
    SLD_B = 2353,
2369
    SLD_D = 2354,
2370
    SLD_H = 2355,
2371
    SLD_W = 2356,
2372
    SLL = 2357,
2373
    SLL16_MM  = 2358,
2374
    SLL16_MMR6  = 2359,
2375
    SLL64_32  = 2360,
2376
    SLL64_64  = 2361,
2377
    SLLI_B  = 2362,
2378
    SLLI_D  = 2363,
2379
    SLLI_H  = 2364,
2380
    SLLI_W  = 2365,
2381
    SLLV  = 2366,
2382
    SLLV_MM = 2367,
2383
    SLL_B = 2368,
2384
    SLL_D = 2369,
2385
    SLL_H = 2370,
2386
    SLL_MM  = 2371,
2387
    SLL_MMR6  = 2372,
2388
    SLL_W = 2373,
2389
    SLT = 2374,
2390
    SLT64 = 2375,
2391
    SLT_MM  = 2376,
2392
    SLTi  = 2377,
2393
    SLTi64  = 2378,
2394
    SLTi_MM = 2379,
2395
    SLTiu = 2380,
2396
    SLTiu64 = 2381,
2397
    SLTiu_MM  = 2382,
2398
    SLTu  = 2383,
2399
    SLTu64  = 2384,
2400
    SLTu_MM = 2385,
2401
    SNE = 2386,
2402
    SNEi  = 2387,
2403
    SPLATI_B  = 2388,
2404
    SPLATI_D  = 2389,
2405
    SPLATI_H  = 2390,
2406
    SPLATI_W  = 2391,
2407
    SPLAT_B = 2392,
2408
    SPLAT_D = 2393,
2409
    SPLAT_H = 2394,
2410
    SPLAT_W = 2395,
2411
    SRA = 2396,
2412
    SRAI_B  = 2397,
2413
    SRAI_D  = 2398,
2414
    SRAI_H  = 2399,
2415
    SRAI_W  = 2400,
2416
    SRARI_B = 2401,
2417
    SRARI_D = 2402,
2418
    SRARI_H = 2403,
2419
    SRARI_W = 2404,
2420
    SRAR_B  = 2405,
2421
    SRAR_D  = 2406,
2422
    SRAR_H  = 2407,
2423
    SRAR_W  = 2408,
2424
    SRAV  = 2409,
2425
    SRAV_MM = 2410,
2426
    SRA_B = 2411,
2427
    SRA_D = 2412,
2428
    SRA_H = 2413,
2429
    SRA_MM  = 2414,
2430
    SRA_W = 2415,
2431
    SRL = 2416,
2432
    SRL16_MM  = 2417,
2433
    SRL16_MMR6  = 2418,
2434
    SRLI_B  = 2419,
2435
    SRLI_D  = 2420,
2436
    SRLI_H  = 2421,
2437
    SRLI_W  = 2422,
2438
    SRLRI_B = 2423,
2439
    SRLRI_D = 2424,
2440
    SRLRI_H = 2425,
2441
    SRLRI_W = 2426,
2442
    SRLR_B  = 2427,
2443
    SRLR_D  = 2428,
2444
    SRLR_H  = 2429,
2445
    SRLR_W  = 2430,
2446
    SRLV  = 2431,
2447
    SRLV_MM = 2432,
2448
    SRL_B = 2433,
2449
    SRL_D = 2434,
2450
    SRL_H = 2435,
2451
    SRL_MM  = 2436,
2452
    SRL_W = 2437,
2453
    SSNOP = 2438,
2454
    SSNOP_MM  = 2439,
2455
    SSNOP_MMR6  = 2440,
2456
    ST_B  = 2441,
2457
    ST_D  = 2442,
2458
    ST_H  = 2443,
2459
    ST_W  = 2444,
2460
    SUB = 2445,
2461
    SUBQH_PH  = 2446,
2462
    SUBQH_PH_MMR2 = 2447,
2463
    SUBQH_R_PH  = 2448,
2464
    SUBQH_R_PH_MMR2 = 2449,
2465
    SUBQH_R_W = 2450,
2466
    SUBQH_R_W_MMR2  = 2451,
2467
    SUBQH_W = 2452,
2468
    SUBQH_W_MMR2  = 2453,
2469
    SUBQ_PH = 2454,
2470
    SUBQ_PH_MM  = 2455,
2471
    SUBQ_S_PH = 2456,
2472
    SUBQ_S_PH_MM  = 2457,
2473
    SUBQ_S_W  = 2458,
2474
    SUBQ_S_W_MM = 2459,
2475
    SUBSUS_U_B  = 2460,
2476
    SUBSUS_U_D  = 2461,
2477
    SUBSUS_U_H  = 2462,
2478
    SUBSUS_U_W  = 2463,
2479
    SUBSUU_S_B  = 2464,
2480
    SUBSUU_S_D  = 2465,
2481
    SUBSUU_S_H  = 2466,
2482
    SUBSUU_S_W  = 2467,
2483
    SUBS_S_B  = 2468,
2484
    SUBS_S_D  = 2469,
2485
    SUBS_S_H  = 2470,
2486
    SUBS_S_W  = 2471,
2487
    SUBS_U_B  = 2472,
2488
    SUBS_U_D  = 2473,
2489
    SUBS_U_H  = 2474,
2490
    SUBS_U_W  = 2475,
2491
    SUBU16_MM = 2476,
2492
    SUBU16_MMR6 = 2477,
2493
    SUBUH_QB  = 2478,
2494
    SUBUH_QB_MMR2 = 2479,
2495
    SUBUH_R_QB  = 2480,
2496
    SUBUH_R_QB_MMR2 = 2481,
2497
    SUBU_MMR6 = 2482,
2498
    SUBU_PH = 2483,
2499
    SUBU_PH_MMR2  = 2484,
2500
    SUBU_QB = 2485,
2501
    SUBU_QB_MM  = 2486,
2502
    SUBU_S_PH = 2487,
2503
    SUBU_S_PH_MMR2  = 2488,
2504
    SUBU_S_QB = 2489,
2505
    SUBU_S_QB_MM  = 2490,
2506
    SUBVI_B = 2491,
2507
    SUBVI_D = 2492,
2508
    SUBVI_H = 2493,
2509
    SUBVI_W = 2494,
2510
    SUBV_B  = 2495,
2511
    SUBV_D  = 2496,
2512
    SUBV_H  = 2497,
2513
    SUBV_W  = 2498,
2514
    SUB_MM  = 2499,
2515
    SUB_MMR6  = 2500,
2516
    SUBu  = 2501,
2517
    SUBu_MM = 2502,
2518
    SUXC1 = 2503,
2519
    SUXC164 = 2504,
2520
    SUXC1_MM  = 2505,
2521
    SW  = 2506,
2522
    SW16_MM = 2507,
2523
    SW16_MMR6 = 2508,
2524
    SW64  = 2509,
2525
    SWC1  = 2510,
2526
    SWC1_MM = 2511,
2527
    SWC2  = 2512,
2528
    SWC2_MMR6 = 2513,
2529
    SWC2_R6 = 2514,
2530
    SWC3  = 2515,
2531
    SWDSP = 2516,
2532
    SWDSP_MM  = 2517,
2533
    SWE = 2518,
2534
    SWE_MM  = 2519,
2535
    SWL = 2520,
2536
    SWL64 = 2521,
2537
    SWLE  = 2522,
2538
    SWLE_MM = 2523,
2539
    SWL_MM  = 2524,
2540
    SWM16_MM  = 2525,
2541
    SWM16_MMR6  = 2526,
2542
    SWM32_MM  = 2527,
2543
    SWP_MM  = 2528,
2544
    SWR = 2529,
2545
    SWR64 = 2530,
2546
    SWRE  = 2531,
2547
    SWRE_MM = 2532,
2548
    SWR_MM  = 2533,
2549
    SWSP_MM = 2534,
2550
    SWSP_MMR6 = 2535,
2551
    SWXC1 = 2536,
2552
    SWXC1_MM  = 2537,
2553
    SW_MM = 2538,
2554
    SW_MMR6 = 2539,
2555
    SYNC  = 2540,
2556
    SYNCI = 2541,
2557
    SYNCI_MM  = 2542,
2558
    SYNCI_MMR6  = 2543,
2559
    SYNC_MM = 2544,
2560
    SYNC_MMR6 = 2545,
2561
    SYSCALL = 2546,
2562
    SYSCALL_MM  = 2547,
2563
    Save16  = 2548,
2564
    SaveX16 = 2549,
2565
    SbRxRyOffMemX16 = 2550,
2566
    SebRx16 = 2551,
2567
    SehRx16 = 2552,
2568
    ShRxRyOffMemX16 = 2553,
2569
    SllX16  = 2554,
2570
    SllvRxRy16  = 2555,
2571
    SltRxRy16 = 2556,
2572
    SltiRxImm16 = 2557,
2573
    SltiRxImmX16  = 2558,
2574
    SltiuRxImm16  = 2559,
2575
    SltiuRxImmX16 = 2560,
2576
    SltuRxRy16  = 2561,
2577
    SraX16  = 2562,
2578
    SravRxRy16  = 2563,
2579
    SrlX16  = 2564,
2580
    SrlvRxRy16  = 2565,
2581
    SubuRxRyRz16  = 2566,
2582
    SwRxRyOffMemX16 = 2567,
2583
    SwRxSpImmX16  = 2568,
2584
    TEQ = 2569,
2585
    TEQI  = 2570,
2586
    TEQI_MM = 2571,
2587
    TEQ_MM  = 2572,
2588
    TGE = 2573,
2589
    TGEI  = 2574,
2590
    TGEIU = 2575,
2591
    TGEIU_MM  = 2576,
2592
    TGEI_MM = 2577,
2593
    TGEU  = 2578,
2594
    TGEU_MM = 2579,
2595
    TGE_MM  = 2580,
2596
    TLBGINV = 2581,
2597
    TLBGINVF  = 2582,
2598
    TLBGINVF_MM = 2583,
2599
    TLBGINV_MM  = 2584,
2600
    TLBGP = 2585,
2601
    TLBGP_MM  = 2586,
2602
    TLBGR = 2587,
2603
    TLBGR_MM  = 2588,
2604
    TLBGWI  = 2589,
2605
    TLBGWI_MM = 2590,
2606
    TLBGWR  = 2591,
2607
    TLBGWR_MM = 2592,
2608
    TLBINV  = 2593,
2609
    TLBINVF = 2594,
2610
    TLBINVF_MMR6  = 2595,
2611
    TLBINV_MMR6 = 2596,
2612
    TLBP  = 2597,
2613
    TLBP_MM = 2598,
2614
    TLBR  = 2599,
2615
    TLBR_MM = 2600,
2616
    TLBWI = 2601,
2617
    TLBWI_MM  = 2602,
2618
    TLBWR = 2603,
2619
    TLBWR_MM  = 2604,
2620
    TLT = 2605,
2621
    TLTI  = 2606,
2622
    TLTIU_MM  = 2607,
2623
    TLTI_MM = 2608,
2624
    TLTU  = 2609,
2625
    TLTU_MM = 2610,
2626
    TLT_MM  = 2611,
2627
    TNE = 2612,
2628
    TNEI  = 2613,
2629
    TNEI_MM = 2614,
2630
    TNE_MM  = 2615,
2631
    TRUNC_L_D64 = 2616,
2632
    TRUNC_L_D_MMR6  = 2617,
2633
    TRUNC_L_S = 2618,
2634
    TRUNC_L_S_MMR6  = 2619,
2635
    TRUNC_W_D32 = 2620,
2636
    TRUNC_W_D64 = 2621,
2637
    TRUNC_W_D_MMR6  = 2622,
2638
    TRUNC_W_MM  = 2623,
2639
    TRUNC_W_S = 2624,
2640
    TRUNC_W_S_MM  = 2625,
2641
    TRUNC_W_S_MMR6  = 2626,
2642
    TTLTIU  = 2627,
2643
    UDIV  = 2628,
2644
    UDIV_MM = 2629,
2645
    V3MULU  = 2630,
2646
    VMM0  = 2631,
2647
    VMULU = 2632,
2648
    VSHF_B  = 2633,
2649
    VSHF_D  = 2634,
2650
    VSHF_H  = 2635,
2651
    VSHF_W  = 2636,
2652
    WAIT  = 2637,
2653
    WAIT_MM = 2638,
2654
    WAIT_MMR6 = 2639,
2655
    WRDSP = 2640,
2656
    WRDSP_MM  = 2641,
2657
    WRPGPR_MMR6 = 2642,
2658
    WSBH  = 2643,
2659
    WSBH_MM = 2644,
2660
    WSBH_MMR6 = 2645,
2661
    XOR = 2646,
2662
    XOR16_MM  = 2647,
2663
    XOR16_MMR6  = 2648,
2664
    XOR64 = 2649,
2665
    XORI_B  = 2650,
2666
    XORI_MMR6 = 2651,
2667
    XOR_MM  = 2652,
2668
    XOR_MMR6  = 2653,
2669
    XOR_V = 2654,
2670
    XORi  = 2655,
2671
    XORi64  = 2656,
2672
    XORi_MM = 2657,
2673
    XorRxRxRy16 = 2658,
2674
    YIELD = 2659,
2675
    INSTRUCTION_LIST_END = 2660
2676
  };
2677
2678
} // end Mips namespace
2679
} // end llvm namespace
2680
#endif // GET_INSTRINFO_ENUM
2681
2682
#ifdef GET_INSTRINFO_SCHED_ENUM
2683
#undef GET_INSTRINFO_SCHED_ENUM
2684
namespace llvm {
2685
2686
namespace Mips {
2687
namespace Sched {
2688
  enum {
2689
    NoInstrModel  = 0,
2690
    IIPseudo  = 1,
2691
    II_B  = 2,
2692
    II_BCCZAL = 3,
2693
    II_MTC1 = 4,
2694
    II_MFC1 = 5,
2695
    II_JALR = 6,
2696
    II_CVT  = 7,
2697
    II_DMULT  = 8,
2698
    II_DMULTU = 9,
2699
    II_DDIV = 10,
2700
    II_DDIVU  = 11,
2701
    II_IndirectBranchPseudo = 12,
2702
    II_MADD = 13,
2703
    II_MADDU  = 14,
2704
    II_MFHI_MFLO  = 15,
2705
    II_MSUB = 16,
2706
    II_MSUBU  = 17,
2707
    II_MTHI_MTLO  = 18,
2708
    II_MULT = 19,
2709
    II_MULTU  = 20,
2710
    II_ReturnPseudo = 21,
2711
    II_DIV  = 22,
2712
    II_DIVU = 23,
2713
    II_J  = 24,
2714
    II_JR = 25,
2715
    II_TRAP = 26,
2716
    II_ADD  = 27,
2717
    II_ADDIUPC  = 28,
2718
    II_ADDIU  = 29,
2719
    II_ADDU = 30,
2720
    II_ADDI = 31,
2721
    II_ALIGN  = 32,
2722
    II_ALUIPC = 33,
2723
    II_AND  = 34,
2724
    II_ANDI = 35,
2725
    II_AUI  = 36,
2726
    II_AUIPC  = 37,
2727
    IIM16Alu  = 38,
2728
    II_BADDU  = 39,
2729
    II_BC = 40,
2730
    II_BALC = 41,
2731
    II_BBIT = 42,
2732
    II_BC1CCZ = 43,
2733
    II_BC1F = 44,
2734
    II_BC1FL  = 45,
2735
    II_BC1T = 46,
2736
    II_BC1TL  = 47,
2737
    II_BC2CCZ = 48,
2738
    II_BCC  = 49,
2739
    II_BCCC = 50,
2740
    II_BCCZ = 51,
2741
    II_BCCZC  = 52,
2742
    II_BCCZALS  = 53,
2743
    II_BITSWAP  = 54,
2744
    II_BREAK  = 55,
2745
    II_CACHE  = 56,
2746
    II_CACHEE = 57,
2747
    II_CEIL = 58,
2748
    II_CFC1 = 59,
2749
    II_CFC2 = 60,
2750
    II_INS  = 61,
2751
    II_CLASS_D  = 62,
2752
    II_CLASS_S  = 63,
2753
    II_CLO  = 64,
2754
    II_CLZ  = 65,
2755
    II_CMP_CC_D = 66,
2756
    II_CMP_CC_S = 67,
2757
    II_CRC32B = 68,
2758
    II_CRC32CB  = 69,
2759
    II_CRC32CD  = 70,
2760
    II_CRC32CH  = 71,
2761
    II_CRC32CW  = 72,
2762
    II_CRC32D = 73,
2763
    II_CRC32H = 74,
2764
    II_CRC32W = 75,
2765
    II_CTC1 = 76,
2766
    II_CTC2 = 77,
2767
    II_C_CC_D = 78,
2768
    II_C_CC_S = 79,
2769
    II_DADD = 80,
2770
    II_DADDI  = 81,
2771
    II_DADDIU = 82,
2772
    II_DADDU  = 83,
2773
    II_DAHI = 84,
2774
    II_DALIGN = 85,
2775
    II_DATI = 86,
2776
    II_DAUI = 87,
2777
    II_DBITSWAP = 88,
2778
    II_DCLO = 89,
2779
    II_DCLZ = 90,
2780
    II_DERET  = 91,
2781
    II_EXT  = 92,
2782
    II_DI = 93,
2783
    II_DLSA = 94,
2784
    II_DMFC0  = 95,
2785
    II_DMFC1  = 96,
2786
    II_DMFC2  = 97,
2787
    II_DMFGC0 = 98,
2788
    II_DMOD = 99,
2789
    II_DMODU  = 100,
2790
    II_DMT  = 101,
2791
    II_DMTC0  = 102,
2792
    II_DMTC1  = 103,
2793
    II_DMTC2  = 104,
2794
    II_DMTGC0 = 105,
2795
    II_DMUH = 106,
2796
    II_DMUHU  = 107,
2797
    II_DMUL = 108,
2798
    II_POP  = 109,
2799
    II_DROTR  = 110,
2800
    II_DROTR32  = 111,
2801
    II_DROTRV = 112,
2802
    II_DSBH = 113,
2803
    II_DSHD = 114,
2804
    II_DSLL = 115,
2805
    II_DSLL32 = 116,
2806
    II_DSLLV  = 117,
2807
    II_DSRA = 118,
2808
    II_DSRA32 = 119,
2809
    II_DSRAV  = 120,
2810
    II_DSRL = 121,
2811
    II_DSRL32 = 122,
2812
    II_DSRLV  = 123,
2813
    II_DSUB = 124,
2814
    II_DSUBU  = 125,
2815
    II_DVP  = 126,
2816
    II_DVPE = 127,
2817
    II_EHB  = 128,
2818
    II_EI = 129,
2819
    II_EMT  = 130,
2820
    II_ERET = 131,
2821
    II_ERETNC = 132,
2822
    II_EVP  = 133,
2823
    II_EVPE = 134,
2824
    II_ABS  = 135,
2825
    II_SQRT_D = 136,
2826
    II_ADD_D  = 137,
2827
    II_ADD_S  = 138,
2828
    II_DIV_D  = 139,
2829
    II_DIV_S  = 140,
2830
    II_FLOOR  = 141,
2831
    II_MOV_D  = 142,
2832
    II_MOV_S  = 143,
2833
    II_MUL_D  = 144,
2834
    II_MUL_S  = 145,
2835
    II_NEG  = 146,
2836
    II_FORK = 147,
2837
    II_SQRT_S = 148,
2838
    II_SUB_D  = 149,
2839
    II_SUB_S  = 150,
2840
    II_GINVI  = 151,
2841
    II_GINVT  = 152,
2842
    II_HYPCALL  = 153,
2843
    II_JAL  = 154,
2844
    II_JALR_HB  = 155,
2845
    II_JALRC  = 156,
2846
    II_JALRS  = 157,
2847
    II_JALS = 158,
2848
    II_JIALC  = 159,
2849
    II_JIC  = 160,
2850
    II_JRADDIUSP  = 161,
2851
    II_JRC  = 162,
2852
    II_JR_HB  = 163,
2853
    II_LB = 164,
2854
    II_LBE  = 165,
2855
    II_LBU  = 166,
2856
    II_LBUE = 167,
2857
    II_LD = 168,
2858
    II_LDC1 = 169,
2859
    II_LDC2 = 170,
2860
    II_LDC3 = 171,
2861
    II_LDL  = 172,
2862
    II_LDPC = 173,
2863
    II_LDR  = 174,
2864
    II_LDXC1  = 175,
2865
    II_LH = 176,
2866
    II_LHE  = 177,
2867
    II_LHU  = 178,
2868
    II_LHUE = 179,
2869
    II_LI = 180,
2870
    II_LL = 181,
2871
    II_LLD  = 182,
2872
    II_LLE  = 183,
2873
    II_LSA  = 184,
2874
    II_LUI  = 185,
2875
    II_LUXC1  = 186,
2876
    II_LW = 187,
2877
    II_LWC1 = 188,
2878
    II_LWC2 = 189,
2879
    II_LWC3 = 190,
2880
    II_LWE  = 191,
2881
    II_LWL  = 192,
2882
    II_LWLE = 193,
2883
    II_LWM  = 194,
2884
    II_LWPC = 195,
2885
    II_LWP  = 196,
2886
    II_LWR  = 197,
2887
    II_LWRE = 198,
2888
    II_LWUPC  = 199,
2889
    II_LWU  = 200,
2890
    II_LWXC1  = 201,
2891
    II_LWXS = 202,
2892
    II_MADDF_D  = 203,
2893
    II_MADDF_S  = 204,
2894
    II_MADD_D = 205,
2895
    II_MADD_S = 206,
2896
    II_MAX_D  = 207,
2897
    II_MAXA_D = 208,
2898
    II_MAX_S  = 209,
2899
    II_MAXA_S = 210,
2900
    II_MFC0 = 211,
2901
    II_MFC2 = 212,
2902
    II_MFGC0  = 213,
2903
    II_MFHC0  = 214,
2904
    II_MFHC1  = 215,
2905
    II_MFHGC0 = 216,
2906
    II_MFTR = 217,
2907
    II_MIN_S  = 218,
2908
    II_MINA_D = 219,
2909
    II_MIN_D  = 220,
2910
    II_MINA_S = 221,
2911
    II_MOD  = 222,
2912
    II_MODU = 223,
2913
    II_MOVE = 224,
2914
    II_MOVF_D = 225,
2915
    II_MOVF = 226,
2916
    II_MOVF_S = 227,
2917
    II_MOVN_D = 228,
2918
    II_MOVN = 229,
2919
    II_MOVN_S = 230,
2920
    II_MOVT_D = 231,
2921
    II_MOVT = 232,
2922
    II_MOVT_S = 233,
2923
    II_MOVZ_D = 234,
2924
    II_MOVZ = 235,
2925
    II_MOVZ_S = 236,
2926
    II_MSUBF_D  = 237,
2927
    II_MSUBF_S  = 238,
2928
    II_MSUB_D = 239,
2929
    II_MSUB_S = 240,
2930
    II_MTC0 = 241,
2931
    II_MTC2 = 242,
2932
    II_MTGC0  = 243,
2933
    II_MTHC0  = 244,
2934
    II_MTHC1  = 245,
2935
    II_MTHGC0 = 246,
2936
    II_MTTR = 247,
2937
    II_MUH  = 248,
2938
    II_MUHU = 249,
2939
    II_MUL  = 250,
2940
    II_MULU = 251,
2941
    II_NMADD_D  = 252,
2942
    II_NMADD_S  = 253,
2943
    II_NMSUB_D  = 254,
2944
    II_NMSUB_S  = 255,
2945
    II_NOR  = 256,
2946
    II_NOT  = 257,
2947
    II_OR = 258,
2948
    II_ORI  = 259,
2949
    II_PAUSE  = 260,
2950
    II_PREF = 261,
2951
    II_PREFE  = 262,
2952
    II_RDHWR  = 263,
2953
    II_RDPGPR = 264,
2954
    II_RECIP_D  = 265,
2955
    II_RECIP_S  = 266,
2956
    II_RINT_D = 267,
2957
    II_RINT_S = 268,
2958
    II_ROTR = 269,
2959
    II_ROTRV  = 270,
2960
    II_ROUND  = 271,
2961
    II_RSQRT_D  = 272,
2962
    II_RSQRT_S  = 273,
2963
    II_RESTORE  = 274,
2964
    II_SB = 275,
2965
    II_SBE  = 276,
2966
    II_SC = 277,
2967
    II_SCD  = 278,
2968
    II_SCE  = 279,
2969
    II_SD = 280,
2970
    II_SDBBP  = 281,
2971
    II_SDC1 = 282,
2972
    II_SDC2 = 283,
2973
    II_SDC3 = 284,
2974
    II_SDL  = 285,
2975
    II_SDR  = 286,
2976
    II_SDXC1  = 287,
2977
    II_SEB  = 288,
2978
    II_SEH  = 289,
2979
    II_SELCCZ = 290,
2980
    II_SELCCZ_D = 291,
2981
    II_SELCCZ_S = 292,
2982
    II_SEL_D  = 293,
2983
    II_SEL_S  = 294,
2984
    II_SEQ_SNE  = 295,
2985
    II_SEQI_SNEI  = 296,
2986
    II_SH = 297,
2987
    II_SHE  = 298,
2988
    II_SIGRIE = 299,
2989
    II_SLL  = 300,
2990
    II_SLLV = 301,
2991
    II_SLT_SLTU = 302,
2992
    II_SLTI_SLTIU = 303,
2993
    II_SRA  = 304,
2994
    II_SRAV = 305,
2995
    II_SRL  = 306,
2996
    II_SRLV = 307,
2997
    II_SSNOP  = 308,
2998
    II_SUB  = 309,
2999
    II_SUBU = 310,
3000
    II_SUXC1  = 311,
3001
    II_SW = 312,
3002
    II_SWC1 = 313,
3003
    II_SWC2 = 314,
3004
    II_SWC3 = 315,
3005
    II_SWE  = 316,
3006
    II_SWL  = 317,
3007
    II_SWLE = 318,
3008
    II_SWM  = 319,
3009
    II_SWP  = 320,
3010
    II_SWR  = 321,
3011
    II_SWRE = 322,
3012
    II_SWXC1  = 323,
3013
    II_SYNC = 324,
3014
    II_SYNCI  = 325,
3015
    II_SYSCALL  = 326,
3016
    II_SAVE = 327,
3017
    II_TEQ  = 328,
3018
    II_TEQI = 329,
3019
    II_TGE  = 330,
3020
    II_TGEI = 331,
3021
    II_TGEIU  = 332,
3022
    II_TGEU = 333,
3023
    II_TLBGINV  = 334,
3024
    II_TLBGINVF = 335,
3025
    II_TLBGP  = 336,
3026
    II_TLBGR  = 337,
3027
    II_TLBGWI = 338,
3028
    II_TLBGWR = 339,
3029
    II_TLBINV = 340,
3030
    II_TLBINVF  = 341,
3031
    II_TLBP = 342,
3032
    II_TLBR = 343,
3033
    II_TLBWI  = 344,
3034
    II_TLBWR  = 345,
3035
    II_TLT  = 346,
3036
    II_TLTI = 347,
3037
    II_TTLTIU = 348,
3038
    II_TLTU = 349,
3039
    II_TNE  = 350,
3040
    II_TNEI = 351,
3041
    II_TRUNC  = 352,
3042
    II_WAIT = 353,
3043
    II_WRPGPR = 354,
3044
    II_WSBH = 355,
3045
    II_XOR  = 356,
3046
    II_XORI = 357,
3047
    II_YIELD  = 358,
3048
    AND = 359,
3049
    LUi = 360,
3050
    NOR = 361,
3051
    OR  = 362,
3052
    SLTi_SLTiu  = 363,
3053
    SUB = 364,
3054
    SUBu  = 365,
3055
    XOR = 366,
3056
    B = 367,
3057
    BAL = 368,
3058
    BAL_BR_BGEZAL_BGEZALL_BLTZAL_BLTZALL  = 369,
3059
    BEQ_BEQL_BNE_BNEL = 370,
3060
    BGEZ_BGEZL_BGTZ_BGTZL_BLEZ_BLEZL_BLTZ_BLTZL = 371,
3061
    BREAK = 372,
3062
    DERET = 373,
3063
    ERET  = 374,
3064
    ERETNC  = 375,
3065
    J_TAILCALL  = 376,
3066
    JR_TAILCALLREG_TAILCALLREGHB  = 377,
3067
    JR_HB = 378,
3068
    PseudoIndirectBranch_PseudoIndirectHazardBranch = 379,
3069
    PseudoReturn  = 380,
3070
    SDBBP = 381,
3071
    SSNOP = 382,
3072
    SYSCALL = 383,
3073
    TEQ = 384,
3074
    TEQI  = 385,
3075
    TGE = 386,
3076
    TGEI  = 387,
3077
    TGEIU = 388,
3078
    TGEU  = 389,
3079
    TLT = 390,
3080
    TLTI  = 391,
3081
    TLTU  = 392,
3082
    TNE = 393,
3083
    TNEI  = 394,
3084
    TRAP  = 395,
3085
    TTLTIU  = 396,
3086
    WAIT  = 397,
3087
    PAUSE = 398,
3088
    JAL = 399,
3089
    JALR_JALRHBPseudo_JALRPseudo  = 400,
3090
    JALR_HB = 401,
3091
    JALX  = 402,
3092
    TLBINV  = 403,
3093
    TLBINVF = 404,
3094
    TLBP  = 405,
3095
    TLBR  = 406,
3096
    TLBWI = 407,
3097
    TLBWR = 408,
3098
    MFC0  = 409,
3099
    MTC0  = 410,
3100
    MFC2  = 411,
3101
    MTC2  = 412,
3102
    LB  = 413,
3103
    LBu = 414,
3104
    LH  = 415,
3105
    LHu = 416,
3106
    LW  = 417,
3107
    LL  = 418,
3108
    LWC2  = 419,
3109
    LWC3  = 420,
3110
    LDC2  = 421,
3111
    LDC3  = 422,
3112
    LBE = 423,
3113
    LBuE  = 424,
3114
    LHE = 425,
3115
    LHuE  = 426,
3116
    LWE = 427,
3117
    LLE = 428,
3118
    LWPC  = 429,
3119
    LWL = 430,
3120
    LWR = 431,
3121
    LWLE  = 432,
3122
    LWRE  = 433,
3123
    SB  = 434,
3124
    SH  = 435,
3125
    SW  = 436,
3126
    SWC2  = 437,
3127
    SWC3  = 438,
3128
    SDC2  = 439,
3129
    SDC3  = 440,
3130
    SC  = 441,
3131
    SBE = 442,
3132
    SHE = 443,
3133
    SWE = 444,
3134
    SCE = 445,
3135
    SWL = 446,
3136
    SWR = 447,
3137
    SWLE  = 448,
3138
    SWRE  = 449,
3139
    PREF  = 450,
3140
    PREFE = 451,
3141
    CACHE = 452,
3142
    CACHEE  = 453,
3143
    SYNC  = 454,
3144
    SYNCI = 455,
3145
    CLO = 456,
3146
    CLZ = 457,
3147
    DI  = 458,
3148
    EI  = 459,
3149
    MFHI_MFLO_PseudoMFHI_PseudoMFLO = 460,
3150
    EHB = 461,
3151
    RDHWR = 462,
3152
    WSBH  = 463,
3153
    MOVN_I_I  = 464,
3154
    MOVZ_I_I  = 465,
3155
    DIV_PseudoSDIV_SDIV = 466,
3156
    DIVU_PseudoUDIV_UDIV  = 467,
3157
    MUL = 468,
3158
    MULT_PseudoMULT = 469,
3159
    MULTu_PseudoMULTu = 470,
3160
    MADD_PseudoMADD = 471,
3161
    MADDU_PseudoMADDU = 472,
3162
    MSUB_PseudoMSUB = 473,
3163
    MSUBU_PseudoMSUBU = 474,
3164
    MTHI_MTLO_PseudoMTLOHI  = 475,
3165
    EXT = 476,
3166
    INS = 477,
3167
    ADD = 478,
3168
    ADDi  = 479,
3169
    ADDiu = 480,
3170
    ANDi  = 481,
3171
    ORi = 482,
3172
    ROTR  = 483,
3173
    SEB = 484,
3174
    SEH = 485,
3175
    SLT_SLTu  = 486,
3176
    SLL = 487,
3177
    SRA = 488,
3178
    SRL = 489,
3179
    XORi  = 490,
3180
    ADDu  = 491,
3181
    SLLV  = 492,
3182
    SRAV  = 493,
3183
    SRLV  = 494,
3184
    LSA = 495,
3185
    COPY  = 496,
3186
    VSHF_B_VSHF_D_VSHF_H_VSHF_W = 497,
3187
    BINSLI_B_BINSLI_D_BINSLI_H_BINSLI_W_BINSL_B_BINSL_D_BINSL_H_BINSL_W = 498,
3188
    BINSRI_B_BINSRI_D_BINSRI_H_BINSRI_W_BINSR_B_BINSR_D_BINSR_H_BINSR_W = 499,
3189
    INSERT_B_INSERT_D_INSERT_H_INSERT_W = 500,
3190
    SLDI_B_SLDI_D_SLDI_H_SLDI_W_SLD_B_SLD_D_SLD_H_SLD_W = 501,
3191
    BSETI_B_BSETI_D_BSETI_H_BSETI_W_BSET_B_BSET_D_BSET_H_BSET_W = 502,
3192
    BCLRI_B_BCLRI_D_BCLRI_H_BCLRI_W_BCLR_B_BCLR_D_BCLR_H_BCLR_W = 503,
3193
    BNEGI_B_BNEGI_D_BNEGI_H_BNEGI_W_BNEG_B_BNEG_D_BNEG_H_BNEG_W = 504,
3194
    BSELI_B_BSEL_V  = 505,
3195
    BMNZI_B_BMNZ_V_BMZI_B_BMZ_V = 506,
3196
    PCNT_B_PCNT_D_PCNT_H_PCNT_W = 507,
3197
    SAT_S_B_SAT_S_D_SAT_S_H_SAT_S_W_SAT_U_B_SAT_U_D_SAT_U_H_SAT_U_W = 508,
3198
    BNZ_B_BNZ_D_BNZ_H_BNZ_V_BNZ_W_BZ_B_BZ_D_BZ_H_BZ_V_BZ_W  = 509,
3199
    CFCMSA_CTCMSA = 510,
3200
    FABS_S_FABS_D32_FABS_D64  = 511,
3201
    MOVF_D32_MOVF_D64 = 512,
3202
    MOVF_S  = 513,
3203
    MOVT_D32_MOVT_D64 = 514,
3204
    MOVT_S  = 515,
3205
    FMOV_D32_FMOV_D64 = 516,
3206
    FMOV_S  = 517,
3207
    FNEG_S_FNEG_D32_FNEG_D64  = 518,
3208
    ADD_A_B_ADD_A_D_ADD_A_H_ADD_A_W = 519,
3209
    ADDS_A_B_ADDS_A_D_ADDS_A_H_ADDS_A_W_ADDS_S_B_ADDS_S_D_ADDS_S_H_ADDS_S_W_ADDS_U_B_ADDS_U_D_ADDS_U_H_ADDS_U_W = 520,
3210
    ADDVI_B_ADDVI_D_ADDVI_H_ADDVI_W_ADDV_B_ADDV_D_ADDV_H_ADDV_W = 521,
3211
    ASUB_S_B_ASUB_S_D_ASUB_S_H_ASUB_S_W_ASUB_U_B_ASUB_U_D_ASUB_U_H_ASUB_U_W = 522,
3212
    AVER_S_B_AVER_S_D_AVER_S_H_AVER_S_W_AVER_U_B_AVER_U_D_AVER_U_H_AVER_U_W_AVE_S_B_AVE_S_D_AVE_S_H_AVE_S_W_AVE_U_B_AVE_U_D_AVE_U_H_AVE_U_W = 523,
3213
    SHF_B_SHF_H_SHF_W = 524,
3214
    FILL_B_FILL_D_FILL_H_FILL_W = 525,
3215
    SPLATI_B_SPLATI_D_SPLATI_H_SPLATI_W_SPLAT_B_SPLAT_D_SPLAT_H_SPLAT_W = 526,
3216
    MOVE_V  = 527,
3217
    LDI_B_LDI_D_LDI_H_LDI_W = 528,
3218
    AND_V_NOR_V_OR_V_XOR_V  = 529,
3219
    ANDI_B_NORI_B_ORI_B_XORI_B  = 530,
3220
    FEXP2_D_FEXP2_W = 531,
3221
    CLTI_S_B_CLTI_S_D_CLTI_S_H_CLTI_S_W_CLTI_U_B_CLTI_U_D_CLTI_U_H_CLTI_U_W_CLT_S_B_CLT_S_D_CLT_S_H_CLT_S_W_CLT_U_B_CLT_U_D_CLT_U_H_CLT_U_W = 532,
3222
    CLEI_S_B_CLEI_S_D_CLEI_S_H_CLEI_S_W_CLEI_U_B_CLEI_U_D_CLEI_U_H_CLEI_U_W_CLE_S_B_CLE_S_D_CLE_S_H_CLE_S_W_CLE_U_B_CLE_U_D_CLE_U_H_CLE_U_W = 533,
3223
    CEQI_B_CEQI_D_CEQI_H_CEQI_W_CEQ_B_CEQ_D_CEQ_H_CEQ_W = 534,
3224
    CMP_UN_D  = 535,
3225
    CMP_UN_S  = 536,
3226
    CMP_UEQ_D = 537,
3227
    CMP_UEQ_S = 538,
3228
    CMP_EQ_D  = 539,
3229
    CMP_EQ_S  = 540,
3230
    CMP_LT_D  = 541,
3231
    CMP_LT_S  = 542,
3232
    CMP_ULT_D = 543,
3233
    CMP_ULT_S = 544,
3234
    CMP_LE_D  = 545,
3235
    CMP_LE_S  = 546,
3236
    CMP_ULE_D = 547,
3237
    CMP_ULE_S = 548,
3238
    FSAF_D_FSAF_W_FSEQ_D_FSEQ_W_FSLE_D_FSLE_W_FSLT_D_FSLT_W_FSNE_D_FSNE_W_FSOR_D_FSOR_W = 549,
3239
    FSUEQ_D_FSUEQ_W = 550,
3240
    FSULE_D_FSULE_W = 551,
3241
    FSULT_D_FSULT_W = 552,
3242
    FSUNE_D_FSUNE_W = 553,
3243
    FSUN_D_FSUN_W = 554,
3244
    FCAF_D_FCAF_W = 555,
3245
    FCEQ_D_FCEQ_W = 556,
3246
    FCLE_D_FCLE_W = 557,
3247
    FCLT_D_FCLT_W = 558,
3248
    FCNE_D_FCNE_W = 559,
3249
    FCOR_D_FCOR_W = 560,
3250
    FCUEQ_D_FCUEQ_W = 561,
3251
    FCULE_D_FCULE_W = 562,
3252
    FCULT_D_FCULT_W = 563,
3253
    FCUNE_D_FCUNE_W = 564,
3254
    FCUN_D_FCUN_W = 565,
3255
    FABS_D_FABS_W = 566,
3256
    FFINT_S_D_FFINT_S_W_FFINT_U_D_FFINT_U_W = 567,
3257
    FFQL_D_FFQL_W = 568,
3258
    FFQR_D_FFQR_W = 569,
3259
    FTINT_S_D_FTINT_S_W_FTINT_U_D_FTINT_U_W = 570,
3260
    FRINT_D_FRINT_W = 571,
3261
    FTQ_H_FTQ_W = 572,
3262
    FTRUNC_S_D_FTRUNC_S_W_FTRUNC_U_D_FTRUNC_U_W = 573,
3263
    FEXDO_H_FEXDO_W = 574,
3264
    FEXUPL_D_FEXUPL_W = 575,
3265
    FEXUPR_D_FEXUPR_W = 576,
3266
    FCLASS_D_FCLASS_W = 577,
3267
    FMAX_A_D_FMAX_A_W = 578,
3268
    FMAX_D_FMAX_W = 579,
3269
    FMIN_A_D_FMIN_A_W = 580,
3270
    FMIN_D_FMIN_W = 581,
3271
    FLOG2_D_FLOG2_W = 582,
3272
    ILVL_B_ILVL_D_ILVL_H_ILVL_W_ILVR_B_ILVR_D_ILVR_H_ILVR_W = 583,
3273
    ILVEV_B_ILVEV_D_ILVEV_H_ILVEV_W_ILVOD_B_ILVOD_D_ILVOD_H_ILVOD_W = 584,
3274
    INSVE_B_INSVE_D_INSVE_H_INSVE_W = 585,
3275
    SUBS_S_B_SUBS_S_D_SUBS_S_H_SUBS_S_W_SUBS_U_B_SUBS_U_D_SUBS_U_H_SUBS_U_W = 586,
3276
    SUBSUS_U_B_SUBSUS_U_D_SUBSUS_U_H_SUBSUS_U_W = 587,
3277
    SUBSUU_S_B_SUBSUU_S_D_SUBSUU_S_H_SUBSUU_S_W = 588,
3278
    SUBVI_B_SUBVI_D_SUBVI_H_SUBVI_W = 589,
3279
    SUBV_B_SUBV_D_SUBV_H_SUBV_W = 590,
3280
    MOD_S_B_MOD_S_D_MOD_S_H_MOD_S_W_MOD_U_B_MOD_U_D_MOD_U_H_MOD_U_W = 591,
3281
    DIV_S_B_DIV_S_D_DIV_S_H_DIV_S_W_DIV_U_B_DIV_U_D_DIV_U_H_DIV_U_W = 592,
3282
    HADD_S_D_HADD_S_H_HADD_S_W_HADD_U_D_HADD_U_H_HADD_U_W = 593,
3283
    HSUB_S_D_HSUB_S_H_HSUB_S_W_HSUB_U_D_HSUB_U_H_HSUB_U_W = 594,
3284
    MAX_S_B_MAX_S_D_MAX_S_H_MAX_S_W_MIN_S_B_MIN_S_D_MIN_S_H_MIN_S_W = 595,
3285
    MAX_U_B_MAX_U_D_MAX_U_H_MAX_U_W_MIN_U_B_MIN_U_D_MIN_U_H_MIN_U_W = 596,
3286
    MAX_A_B_MAX_A_D_MAX_A_H_MAX_A_W_MIN_A_B_MIN_A_D_MIN_A_H_MIN_A_W = 597,
3287
    MAXI_S_B_MAXI_S_D_MAXI_S_H_MAXI_S_W_MAXI_U_B_MAXI_U_D_MAXI_U_H_MAXI_U_W_MINI_S_B_MINI_S_D_MINI_S_H_MINI_S_W_MINI_U_B_MINI_U_D_MINI_U_H_MINI_U_W = 598,
3288
    SRAI_B_SRAI_D_SRAI_H_SRAI_W_SRA_B_SRA_D_SRA_H_SRA_W = 599,
3289
    SRLI_B_SRLI_D_SRLI_H_SRLI_W_SRL_B_SRL_D_SRL_H_SRL_W = 600,
3290
    SRARI_B_SRARI_D_SRARI_H_SRARI_W_SRAR_B_SRAR_D_SRAR_H_SRAR_W = 601,
3291
    SRLRI_B_SRLRI_D_SRLRI_H_SRLRI_W_SRLR_B_SRLR_D_SRLR_H_SRLR_W = 602,
3292
    SLLI_B_SLLI_D_SLLI_H_SLLI_W_SLL_B_SLL_D_SLL_H_SLL_W = 603,
3293
    PCKEV_B_PCKEV_D_PCKEV_H_PCKEV_W_PCKOD_B_PCKOD_D_PCKOD_H_PCKOD_W = 604,
3294
    NLOC_B_NLOC_D_NLOC_H_NLOC_W_NLZC_B_NLZC_D_NLZC_H_NLZC_W = 605,
3295
    FADD_D32_FADD_D64 = 606,
3296
    FADD_S  = 607,
3297
    FMUL_D32_FMUL_D64 = 608,
3298
    FMUL_S  = 609,
3299
    FSUB_D32_FSUB_D64 = 610,
3300
    FSUB_S  = 611,
3301
    TRUNC_L_D64_TRUNC_L_S_TRUNC_W_D32_TRUNC_W_D64_TRUNC_W_S = 612,
3302
    CVT_D32_S_CVT_D32_W_CVT_D64_L_CVT_D64_S_CVT_D64_W_CVT_L_D64_CVT_L_S_CVT_S_D32_CVT_S_D64_CVT_S_L_CVT_S_W_CVT_W_D32_CVT_W_D64_CVT_W_S = 613,
3303
    C_EQ_D32_C_EQ_D64_C_F_D32_C_F_D64_C_LE_D32_C_LE_D64_C_LT_D32_C_LT_D64_C_NGE_D32_C_NGE_D64_C_NGLE_D32_C_NGLE_D64_C_NGL_D32_C_NGL_D64_C_NGT_D32_C_NGT_D64_C_OLE_D32_C_OLE_D64_C_OLT_D32_C_OLT_D64_C_SEQ_D32_C_SEQ_D64_C_SF_D32_C_SF_D64_C_UEQ_D32_C_UEQ_D64_C_ULE_D32_C_ULE_D64_C_ULT_D32_C_ULT_D64_C_UN_D32_C_UN_D64 = 614,
3304
    C_EQ_S_C_F_S_C_LE_S_C_LT_S_C_NGE_S_C_NGLE_S_C_NGL_S_C_NGT_S_C_OLE_S_C_OLT_S_C_SEQ_S_C_SF_S_C_UEQ_S_C_ULE_S_C_ULT_S_C_UN_S = 615,
3305
    FCMP_D32_FCMP_D64 = 616,
3306
    FCMP_S32  = 617,
3307
    PseudoCVT_D32_W_PseudoCVT_D64_L_PseudoCVT_D64_W_PseudoCVT_S_L_PseudoCVT_S_W = 618,
3308
    FDIV_S  = 619,
3309
    FDIV_D32_FDIV_D64 = 620,
3310
    FSQRT_S = 621,
3311
    FSQRT_D32_FSQRT_D64 = 622,
3312
    FRCP_D_FRCP_W = 623,
3313
    FRSQRT_D_FRSQRT_W = 624,
3314
    RECIP_D32_RECIP_D64 = 625,
3315
    RSQRT_D32_RSQRT_D64 = 626,
3316
    RECIP_S = 627,
3317
    RSQRT_S = 628,
3318
    FMADD_D_FMADD_W = 629,
3319
    FMSUB_D_FMSUB_W = 630,
3320
    FDIV_W  = 631,
3321
    FDIV_D  = 632,
3322
    FSQRT_W = 633,
3323
    FSQRT_D = 634,
3324
    FMUL_D_FMUL_W = 635,
3325
    FADD_D_FADD_W = 636,
3326
    FSUB_D_FSUB_W = 637,
3327
    DPADD_S_D_DPADD_S_H_DPADD_S_W_DPADD_U_D_DPADD_U_H_DPADD_U_W = 638,
3328
    DPSUB_S_D_DPSUB_S_H_DPSUB_S_W_DPSUB_U_D_DPSUB_U_H_DPSUB_U_W = 639,
3329
    DOTP_S_D_DOTP_S_H_DOTP_S_W_DOTP_U_D_DOTP_U_H_DOTP_U_W = 640,
3330
    MSUBV_B_MSUBV_D_MSUBV_H_MSUBV_W = 641,
3331
    MADDV_B_MADDV_D_MADDV_H_MADDV_W = 642,
3332
    MULV_B_MULV_D_MULV_H_MULV_W = 643,
3333
    MADDR_Q_H_MADDR_Q_W = 644,
3334
    MADD_Q_H_MADD_Q_W = 645,
3335
    MSUBR_Q_H_MSUBR_Q_W = 646,
3336
    MSUB_Q_H_MSUB_Q_W = 647,
3337
    MULR_Q_H_MULR_Q_W = 648,
3338
    MUL_Q_H_MUL_Q_W = 649,
3339
    MADD_D32_MADD_D64 = 650,
3340
    MADD_S  = 651,
3341
    MSUB_D32_MSUB_D64 = 652,
3342
    MSUB_S  = 653,
3343
    NMADD_D32_NMADD_D64 = 654,
3344
    NMADD_S = 655,
3345
    NMSUB_D32_NMSUB_D64 = 656,
3346
    NMSUB_S = 657,
3347
    CTC1  = 658,
3348
    MTC1_MTC1_D64_BuildPairF64_BuildPairF64_64  = 659,
3349
    MTHC1_D32_MTHC1_D64 = 660,
3350
    COPY_U_B_COPY_U_H_COPY_U_W  = 661,
3351
    COPY_S_B_COPY_S_D_COPY_S_H_COPY_S_W = 662,
3352
    BC1F  = 663,
3353
    BC1FL = 664,
3354
    BC1T  = 665,
3355
    BC1TL = 666,
3356
    CFC1  = 667,
3357
    MFC1_MFC1_D64_ExtractElementF64_ExtractElementF64_64  = 668,
3358
    MFHC1_D32_MFHC1_D64 = 669,
3359
    MOVF_I  = 670,
3360
    MOVT_I  = 671,
3361
    SDC1  = 672,
3362
    SDXC1 = 673,
3363
    SUXC1 = 674,
3364
    SWC1  = 675,
3365
    SWXC1 = 676,
3366
    ST_B_ST_D_ST_H_ST_W = 677,
3367
    MOVN_I_D32_MOVN_I_D64 = 678,
3368
    MOVN_I_S  = 679,
3369
    MOVZ_I_D32_MOVZ_I_D64 = 680,
3370
    MOVZ_I_S  = 681,
3371
    LDC1  = 682,
3372
    LDXC1 = 683,
3373
    LWC1  = 684,
3374
    LWXC1 = 685,
3375
    LUXC1 = 686,
3376
    LD_B_LD_D_LD_H_LD_W = 687,
3377
    CEIL_L_D64_CEIL_L_S_CEIL_W_D32_CEIL_W_D64_CEIL_W_S  = 688,
3378
    FLOOR_L_D64_FLOOR_L_S_FLOOR_W_D32_FLOOR_W_D64_FLOOR_W_S = 689,
3379
    ROUND_L_D64_ROUND_L_S_ROUND_W_D32_ROUND_W_D64_ROUND_W_S = 690,
3380
    ROTRV = 691,
3381
    EXTRV_RS_W  = 692,
3382
    EXTRV_R_W = 693,
3383
    EXTRV_S_H = 694,
3384
    EXTRV_W = 695,
3385
    EXTR_RS_W = 696,
3386
    EXTR_R_W  = 697,
3387
    EXTR_S_H  = 698,
3388
    EXTR_W  = 699,
3389
    INSV  = 700,
3390
    MTHLIP  = 701,
3391
    MTHI_DSP  = 702,
3392
    MTLO_DSP  = 703,
3393
    ABSQ_S_PH = 704,
3394
    ABSQ_S_W  = 705,
3395
    ADDQ_PH = 706,
3396
    ADDQ_S_PH = 707,
3397
    ADDQ_S_W  = 708,
3398
    ADDSC = 709,
3399
    ADDU_QB = 710,
3400
    ADDU_S_QB = 711,
3401
    ADDWC = 712,
3402
    BITREV  = 713,
3403
    BPOSGE32  = 714,
3404
    CMPGU_EQ_QB = 715,
3405
    CMPGU_LE_QB = 716,
3406
    CMPGU_LT_QB = 717,
3407
    CMPU_EQ_QB  = 718,
3408
    CMPU_LE_QB  = 719,
3409
    CMPU_LT_QB  = 720,
3410
    CMP_EQ_PH = 721,
3411
    CMP_LE_PH = 722,
3412
    CMP_LT_PH = 723,
3413
    DPAQ_SA_L_W = 724,
3414
    DPAQ_S_W_PH = 725,
3415
    DPAU_H_QBL  = 726,
3416
    DPAU_H_QBR  = 727,
3417
    DPSQ_SA_L_W = 728,
3418
    DPSQ_S_W_PH = 729,
3419
    DPSU_H_QBL  = 730,
3420
    DPSU_H_QBR  = 731,
3421
    EXTPDPV = 732,
3422
    EXTPDP  = 733,
3423
    EXTPV = 734,
3424
    EXTP  = 735,
3425
    LBUX  = 736,
3426
    LHX = 737,
3427
    LWX = 738,
3428
    MADDU_DSP = 739,
3429
    MADD_DSP  = 740,
3430
    MAQ_SA_W_PHL  = 741,
3431
    MAQ_SA_W_PHR  = 742,
3432
    MAQ_S_W_PHL = 743,
3433
    MAQ_S_W_PHR = 744,
3434
    MFHI_DSP  = 745,
3435
    MFLO_DSP  = 746,
3436
    MODSUB  = 747,
3437
    MSUBU_DSP = 748,
3438
    MSUB_DSP  = 749,
3439
    MULEQ_S_W_PHL = 750,
3440
    MULEQ_S_W_PHR = 751,
3441
    MULEU_S_PH_QBL  = 752,
3442
    MULEU_S_PH_QBR  = 753,
3443
    MULQ_RS_PH  = 754,
3444
    MULSAQ_S_W_PH = 755,
3445
    MULTU_DSP = 756,
3446
    MULT_DSP  = 757,
3447
    PACKRL_PH = 758,
3448
    PICK_PH = 759,
3449
    PICK_QB = 760,
3450
    PRECEQU_PH_QBLA = 761,
3451
    PRECEQU_PH_QBL  = 762,
3452
    PRECEQU_PH_QBRA = 763,
3453
    PRECEQU_PH_QBR  = 764,
3454
    PRECEQ_W_PHL  = 765,
3455
    PRECEQ_W_PHR  = 766,
3456
    PRECEU_PH_QBLA  = 767,
3457
    PRECEU_PH_QBL = 768,
3458
    PRECEU_PH_QBRA  = 769,
3459
    PRECEU_PH_QBR = 770,
3460
    PRECRQU_S_QB_PH = 771,
3461
    PRECRQ_PH_W = 772,
3462
    PRECRQ_QB_PH  = 773,
3463
    PRECRQ_RS_PH_W  = 774,
3464
    RADDU_W_QB  = 775,
3465
    RDDSP = 776,
3466
    REPLV_PH  = 777,
3467
    REPLV_QB  = 778,
3468
    REPL_PH = 779,
3469
    REPL_QB = 780,
3470
    SHILOV  = 781,
3471
    SHILO = 782,
3472
    SHLLV_PH  = 783,
3473
    SHLLV_QB  = 784,
3474
    SHLLV_S_PH  = 785,
3475
    SHLLV_S_W = 786,
3476
    SHLL_PH = 787,
3477
    SHLL_QB = 788,
3478
    SHLL_S_PH = 789,
3479
    SHLL_S_W  = 790,
3480
    SHRAV_PH  = 791,
3481
    SHRAV_R_PH  = 792,
3482
    SHRAV_R_W = 793,
3483
    SHRA_PH = 794,
3484
    SHRA_R_PH = 795,
3485
    SHRA_R_W  = 796,
3486
    SHRLV_QB  = 797,
3487
    SHRL_QB = 798,
3488
    SUBQ_PH = 799,
3489
    SUBQ_S_PH = 800,
3490
    SUBQ_S_W  = 801,
3491
    SUBU_QB = 802,
3492
    SUBU_S_QB = 803,
3493
    WRDSP = 804,
3494
    ABSQ_S_QB = 805,
3495
    ADDQH_PH  = 806,
3496
    ADDQH_R_PH  = 807,
3497
    ADDQH_R_W = 808,
3498
    ADDQH_W = 809,
3499
    ADDUH_QB  = 810,
3500
    ADDUH_R_QB  = 811,
3501
    ADDU_PH = 812,
3502
    ADDU_S_PH = 813,
3503
    APPEND  = 814,
3504
    BALIGN  = 815,
3505
    CMPGDU_EQ_QB  = 816,
3506
    CMPGDU_LE_QB  = 817,
3507
    CMPGDU_LT_QB  = 818,
3508
    DPA_W_PH  = 819,
3509
    DPAQX_SA_W_PH = 820,
3510
    DPAQX_S_W_PH  = 821,
3511
    DPAX_W_PH = 822,
3512
    DPS_W_PH  = 823,
3513
    DPSQX_S_W_PH  = 824,
3514
    DPSQX_SA_W_PH = 825,
3515
    DPSX_W_PH = 826,
3516
    MUL_PH  = 827,
3517
    MUL_S_PH  = 828,
3518
    MULQ_RS_W = 829,
3519
    MULQ_S_PH = 830,
3520
    MULQ_S_W  = 831,
3521
    MULSA_W_PH  = 832,
3522
    PRECR_QB_PH = 833,
3523
    PRECR_SRA_PH_W  = 834,
3524
    PRECR_SRA_R_PH_W  = 835,
3525
    PREPEND = 836,
3526
    SHRA_QB = 837,
3527
    SHRA_R_QB = 838,
3528
    SHRAV_QB  = 839,
3529
    SHRAV_R_QB  = 840,
3530
    SHRL_PH = 841,
3531
    SHRLV_PH  = 842,
3532
    SUBQH_PH  = 843,
3533
    SUBQH_R_PH  = 844,
3534
    SUBQH_W = 845,
3535
    SUBQH_R_W = 846,
3536
    SUBU_PH = 847,
3537
    SUBU_S_PH = 848,
3538
    SUBUH_QB  = 849,
3539
    SUBUH_R_QB  = 850,
3540
    ABSQ_S_PH_MM  = 851,
3541
    ABSQ_S_W_MM = 852,
3542
    ADDQ_PH_MM  = 853,
3543
    ADDQ_S_PH_MM  = 854,
3544
    ADDQ_S_W_MM = 855,
3545
    ADDSC_MM  = 856,
3546
    ADDU_QB_MM  = 857,
3547
    ADDU_S_QB_MM  = 858,
3548
    ADDWC_MM  = 859,
3549
    BITREV_MM = 860,
3550
    BPOSGE32_MM = 861,
3551
    CMPGU_EQ_QB_MM  = 862,
3552
    CMPGU_LE_QB_MM  = 863,
3553
    CMPGU_LT_QB_MM  = 864,
3554
    CMPU_EQ_QB_MM = 865,
3555
    CMPU_LE_QB_MM = 866,
3556
    CMPU_LT_QB_MM = 867,
3557
    CMP_EQ_PH_MM  = 868,
3558
    CMP_LE_PH_MM  = 869,
3559
    CMP_LT_PH_MM  = 870,
3560
    DPAQ_SA_L_W_MM  = 871,
3561
    DPAQ_S_W_PH_MM  = 872,
3562
    DPAU_H_QBL_MM = 873,
3563
    DPAU_H_QBR_MM = 874,
3564
    DPSQ_SA_L_W_MM  = 875,
3565
    DPSQ_S_W_PH_MM  = 876,
3566
    DPSU_H_QBL_MM = 877,
3567
    DPSU_H_QBR_MM = 878,
3568
    EXTPDPV_MM  = 879,
3569
    EXTPDP_MM = 880,
3570
    EXTPV_MM  = 881,
3571
    EXTP_MM = 882,
3572
    EXTRV_RS_W_MM = 883,
3573
    EXTRV_R_W_MM  = 884,
3574
    EXTRV_S_H_MM  = 885,
3575
    EXTRV_W_MM  = 886,
3576
    EXTR_RS_W_MM  = 887,
3577
    EXTR_R_W_MM = 888,
3578
    EXTR_S_H_MM = 889,
3579
    EXTR_W_MM = 890,
3580
    INSV_MM = 891,
3581
    LBUX_MM = 892,
3582
    LHX_MM  = 893,
3583
    LWX_MM  = 894,
3584
    MADDU_DSP_MM  = 895,
3585
    MADD_DSP_MM = 896,
3586
    MAQ_SA_W_PHL_MM = 897,
3587
    MAQ_SA_W_PHR_MM = 898,
3588
    MAQ_S_W_PHL_MM  = 899,
3589
    MAQ_S_W_PHR_MM  = 900,
3590
    MFHI_DSP_MM = 901,
3591
    MFLO_DSP_MM = 902,
3592
    MODSUB_MM = 903,
3593
    MOVEP_MM  = 904,
3594
    MOVEP_MMR6  = 905,
3595
    MOVN_I_MM = 906,
3596
    MOVZ_I_MM = 907,
3597
    MSUBU_DSP_MM  = 908,
3598
    MSUB_DSP_MM = 909,
3599
    MTHI_DSP_MM = 910,
3600
    MTHLIP_MM = 911,
3601
    MTLO_DSP_MM = 912,
3602
    MULEQ_S_W_PHL_MM  = 913,
3603
    MULEQ_S_W_PHR_MM  = 914,
3604
    MULEU_S_PH_QBL_MM = 915,
3605
    MULEU_S_PH_QBR_MM = 916,
3606
    MULQ_RS_PH_MM = 917,
3607
    MULSAQ_S_W_PH_MM  = 918,
3608
    MULTU_DSP_MM  = 919,
3609
    MULT_DSP_MM = 920,
3610
    PACKRL_PH_MM  = 921,
3611
    PICK_PH_MM  = 922,
3612
    PICK_QB_MM  = 923,
3613
    PRECEQU_PH_QBLA_MM  = 924,
3614
    PRECEQU_PH_QBL_MM = 925,
3615
    PRECEQU_PH_QBRA_MM  = 926,
3616
    PRECEQU_PH_QBR_MM = 927,
3617
    PRECEQ_W_PHL_MM = 928,
3618
    PRECEQ_W_PHR_MM = 929,
3619
    PRECEU_PH_QBLA_MM = 930,
3620
    PRECEU_PH_QBL_MM  = 931,
3621
    PRECEU_PH_QBRA_MM = 932,
3622
    PRECEU_PH_QBR_MM  = 933,
3623
    PRECRQU_S_QB_PH_MM  = 934,
3624
    PRECRQ_PH_W_MM  = 935,
3625
    PRECRQ_QB_PH_MM = 936,
3626
    PRECRQ_RS_PH_W_MM = 937,
3627
    RADDU_W_QB_MM = 938,
3628
    RDDSP_MM  = 939,
3629
    REPLV_PH_MM = 940,
3630
    REPLV_QB_MM = 941,
3631
    REPL_PH_MM  = 942,
3632
    REPL_QB_MM  = 943,
3633
    SHILOV_MM = 944,
3634
    SHILO_MM  = 945,
3635
    SHLLV_PH_MM = 946,
3636
    SHLLV_QB_MM = 947,
3637
    SHLLV_S_PH_MM = 948,
3638
    SHLLV_S_W_MM  = 949,
3639
    SHLL_PH_MM  = 950,
3640
    SHLL_QB_MM  = 951,
3641
    SHLL_S_PH_MM  = 952,
3642
    SHLL_S_W_MM = 953,
3643
    SHRAV_PH_MM = 954,
3644
    SHRAV_R_PH_MM = 955,
3645
    SHRAV_R_W_MM  = 956,
3646
    SHRA_PH_MM  = 957,
3647
    SHRA_R_PH_MM  = 958,
3648
    SHRA_R_W_MM = 959,
3649
    SHRLV_QB_MM = 960,
3650
    SHRL_QB_MM  = 961,
3651
    SUBQ_PH_MM  = 962,
3652
    SUBQ_S_PH_MM  = 963,
3653
    SUBQ_S_W_MM = 964,
3654
    SUBU_QB_MM  = 965,
3655
    SUBU_S_QB_MM  = 966,
3656
    WRDSP_MM  = 967,
3657
    ABSQ_S_QB_MMR2  = 968,
3658
    ADDQH_PH_MMR2 = 969,
3659
    ADDQH_R_PH_MMR2 = 970,
3660
    ADDQH_R_W_MMR2  = 971,
3661
    ADDQH_W_MMR2  = 972,
3662
    ADDUH_QB_MMR2 = 973,
3663
    ADDUH_R_QB_MMR2 = 974,
3664
    ADDU_PH_MMR2  = 975,
3665
    ADDU_S_PH_MMR2  = 976,
3666
    APPEND_MMR2 = 977,
3667
    BALIGN_MMR2 = 978,
3668
    CMPGDU_EQ_QB_MMR2 = 979,
3669
    CMPGDU_LE_QB_MMR2 = 980,
3670
    CMPGDU_LT_QB_MMR2 = 981,
3671
    DPA_W_PH_MMR2 = 982,
3672
    DPAQX_SA_W_PH_MMR2  = 983,
3673
    DPAQX_S_W_PH_MMR2 = 984,
3674
    DPAX_W_PH_MMR2  = 985,
3675
    DPS_W_PH_MMR2 = 986,
3676
    DPSQX_S_W_PH_MMR2 = 987,
3677
    DPSQX_SA_W_PH_MMR2  = 988,
3678
    DPSX_W_PH_MMR2  = 989,
3679
    MUL_PH_MMR2 = 990,
3680
    MUL_S_PH_MMR2 = 991,
3681
    MULQ_RS_W_MMR2  = 992,
3682
    MULQ_S_PH_MMR2  = 993,
3683
    MULQ_S_W_MMR2 = 994,
3684
    MULSA_W_PH_MMR2 = 995,
3685
    PRECR_QB_PH_MMR2  = 996,
3686
    PRECR_SRA_PH_W_MMR2 = 997,
3687
    PRECR_SRA_R_PH_W_MMR2 = 998,
3688
    PREPEND_MMR2  = 999,
3689
    SHRA_QB_MMR2  = 1000,
3690
    SHRA_R_QB_MMR2  = 1001,
3691
    SHRAV_QB_MMR2 = 1002,
3692
    SHRAV_R_QB_MMR2 = 1003,
3693
    SHRL_PH_MMR2  = 1004,
3694
    SHRLV_PH_MMR2 = 1005,
3695
    SUBQH_PH_MMR2 = 1006,
3696
    SUBQH_R_PH_MMR2 = 1007,
3697
    SUBQH_W_MMR2  = 1008,
3698
    SUBQH_R_W_MMR2  = 1009,
3699
    SUBU_PH_MMR2  = 1010,
3700
    SUBU_S_PH_MMR2  = 1011,
3701
    SUBUH_QB_MMR2 = 1012,
3702
    SUBUH_R_QB_MMR2 = 1013,
3703
    BPOSGE32C_MMR3  = 1014,
3704
    SCHED_LIST_END = 1015
3705
  };
3706
} // end Sched namespace
3707
} // end Mips namespace
3708
} // end llvm namespace
3709
#endif // GET_INSTRINFO_SCHED_ENUM
3710
3711
#ifdef GET_INSTRINFO_MC_DESC
3712
#undef GET_INSTRINFO_MC_DESC
3713
namespace llvm {
3714
3715
static const MCPhysReg ImplicitList1[] = { Mips::SP, 0 };
3716
static const MCPhysReg ImplicitList2[] = { Mips::AT, 0 };
3717
static const MCPhysReg ImplicitList3[] = { Mips::RA, 0 };
3718
static const MCPhysReg ImplicitList4[] = { Mips::DSPPos, 0 };
3719
static const MCPhysReg ImplicitList5[] = { Mips::V0, Mips::V1, 0 };
3720
static const MCPhysReg ImplicitList6[] = { Mips::HI0, Mips::LO0, 0 };
3721
static const MCPhysReg ImplicitList7[] = { Mips::T8, 0 };
3722
static const MCPhysReg ImplicitList8[] = { Mips::DSPOutFlag20, 0 };
3723
static const MCPhysReg ImplicitList9[] = { Mips::DSPCarry, 0 };
3724
static const MCPhysReg ImplicitList10[] = { Mips::DSPCCond, 0 };
3725
static const MCPhysReg ImplicitList11[] = { Mips::HI0, Mips::LO0, Mips::P0, Mips::P1, Mips::P2, 0 };
3726
static const MCPhysReg ImplicitList12[] = { Mips::HI0_64, Mips::LO0_64, 0 };
3727
static const MCPhysReg ImplicitList13[] = { Mips::DSPOutFlag16_19, 0 };
3728
static const MCPhysReg ImplicitList14[] = { Mips::DSPEFI, 0 };
3729
static const MCPhysReg ImplicitList15[] = { Mips::DSPPos, Mips::DSPEFI, 0 };
3730
static const MCPhysReg ImplicitList16[] = { Mips::DSPOutFlag23, 0 };
3731
static const MCPhysReg ImplicitList17[] = { Mips::FCC0, 0 };
3732
static const MCPhysReg ImplicitList18[] = { Mips::DSPPos, Mips::DSPSCount, 0 };
3733
static const MCPhysReg ImplicitList19[] = { Mips::AC0, 0 };
3734
static const MCPhysReg ImplicitList20[] = { Mips::AC0_64, 0 };
3735
static const MCPhysReg ImplicitList21[] = { Mips::HI0, 0 };
3736
static const MCPhysReg ImplicitList22[] = { Mips::HI0_64, 0 };
3737
static const MCPhysReg ImplicitList23[] = { Mips::LO0, 0 };
3738
static const MCPhysReg ImplicitList24[] = { Mips::LO0_64, 0 };
3739
static const MCPhysReg ImplicitList25[] = { Mips::MPL0, Mips::P0, Mips::P1, Mips::P2, 0 };
3740
static const MCPhysReg ImplicitList26[] = { Mips::MPL1, Mips::P0, Mips::P1, Mips::P2, 0 };
3741
static const MCPhysReg ImplicitList27[] = { Mips::MPL2, Mips::P0, Mips::P1, Mips::P2, 0 };
3742
static const MCPhysReg ImplicitList28[] = { Mips::P0, 0 };
3743
static const MCPhysReg ImplicitList29[] = { Mips::P1, 0 };
3744
static const MCPhysReg ImplicitList30[] = { Mips::P2, 0 };
3745
static const MCPhysReg ImplicitList31[] = { Mips::DSPOutFlag21, 0 };
3746
static const MCPhysReg ImplicitList32[] = { Mips::DSPOutFlag22, 0 };
3747
static const MCPhysReg ImplicitList33[] = { Mips::P0, Mips::P1, Mips::P2, 0 };
3748
static const MCPhysReg ImplicitList34[] = { Mips::MPL1, Mips::MPL2, Mips::P0, Mips::P1, Mips::P2, 0 };
3749
3750
static const MCOperandInfo OperandInfo2[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3751
static const MCOperandInfo OperandInfo3[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
3752
static const MCOperandInfo OperandInfo4[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
3753
static const MCOperandInfo OperandInfo5[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
3754
static const MCOperandInfo OperandInfo6[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
3755
static const MCOperandInfo OperandInfo7[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3756
static const MCOperandInfo OperandInfo8[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
3757
static const MCOperandInfo OperandInfo9[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
3758
static const MCOperandInfo OperandInfo10[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
3759
static const MCOperandInfo OperandInfo11[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
3760
static const MCOperandInfo OperandInfo12[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
3761
static const MCOperandInfo OperandInfo13[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
3762
static const MCOperandInfo OperandInfo14[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
3763
static const MCOperandInfo OperandInfo15[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3764
static const MCOperandInfo OperandInfo16[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3765
static const MCOperandInfo OperandInfo17[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, };
3766
static const MCOperandInfo OperandInfo18[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3767
static const MCOperandInfo OperandInfo19[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
3768
static const MCOperandInfo OperandInfo20[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
3769
static const MCOperandInfo OperandInfo21[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
3770
static const MCOperandInfo OperandInfo22[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
3771
static const MCOperandInfo OperandInfo23[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, };
3772
static const MCOperandInfo OperandInfo24[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, };
3773
static const MCOperandInfo OperandInfo25[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
3774
static const MCOperandInfo OperandInfo26[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, };
3775
static const MCOperandInfo OperandInfo27[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3776
static const MCOperandInfo OperandInfo28[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, };
3777
static const MCOperandInfo OperandInfo29[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, };
3778
static const MCOperandInfo OperandInfo30[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, };
3779
static const MCOperandInfo OperandInfo31[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3780
static const MCOperandInfo OperandInfo32[] = { { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3781
static const MCOperandInfo OperandInfo33[] = { { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3782
static const MCOperandInfo OperandInfo34[] = { { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3783
static const MCOperandInfo OperandInfo35[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3784
static const MCOperandInfo OperandInfo36[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3785
static const MCOperandInfo OperandInfo37[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3786
static const MCOperandInfo OperandInfo38[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3787
static const MCOperandInfo OperandInfo39[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3788
static const MCOperandInfo OperandInfo40[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3789
static const MCOperandInfo OperandInfo41[] = { { -1, 0, MCOI::OPERAND_PCREL, 0 }, };
3790
static const MCOperandInfo OperandInfo42[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, };
3791
static const MCOperandInfo OperandInfo43[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, };
3792
static const MCOperandInfo OperandInfo44[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3793
static const MCOperandInfo OperandInfo45[] = { { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3794
static const MCOperandInfo OperandInfo46[] = { { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3795
static const MCOperandInfo OperandInfo47[] = { { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3796
static const MCOperandInfo OperandInfo48[] = { { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, };
3797
static const MCOperandInfo OperandInfo49[] = { { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, };
3798
static const MCOperandInfo OperandInfo50[] = { { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3799
static const MCOperandInfo OperandInfo51[] = { { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3800
static const MCOperandInfo OperandInfo52[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGRCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3801
static const MCOperandInfo OperandInfo53[] = { { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3802
static const MCOperandInfo OperandInfo54[] = { { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3803
static const MCOperandInfo OperandInfo55[] = { { Mips::FGRCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3804
static const MCOperandInfo OperandInfo56[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3805
static const MCOperandInfo OperandInfo57[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3806
static const MCOperandInfo OperandInfo58[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3807
static const MCOperandInfo OperandInfo59[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3808
static const MCOperandInfo OperandInfo60[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
3809
static const MCOperandInfo OperandInfo61[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
3810
static const MCOperandInfo OperandInfo62[] = { { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3811
static const MCOperandInfo OperandInfo63[] = { { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3812
static const MCOperandInfo OperandInfo64[] = { { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3813
static const MCOperandInfo OperandInfo65[] = { { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3814
static const MCOperandInfo OperandInfo66[] = { { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3815
static const MCOperandInfo OperandInfo67[] = { { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3816
static const MCOperandInfo OperandInfo68[] = { { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3817
static const MCOperandInfo OperandInfo69[] = { { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3818
static const MCOperandInfo OperandInfo70[] = { { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3819
static const MCOperandInfo OperandInfo71[] = { { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3820
static const MCOperandInfo OperandInfo72[] = { { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3821
static const MCOperandInfo OperandInfo73[] = { { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3822
static const MCOperandInfo OperandInfo74[] = { { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3823
static const MCOperandInfo OperandInfo75[] = { { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3824
static const MCOperandInfo OperandInfo76[] = { { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3825
static const MCOperandInfo OperandInfo77[] = { { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3826
static const MCOperandInfo OperandInfo78[] = { { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3827
static const MCOperandInfo OperandInfo79[] = { { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3828
static const MCOperandInfo OperandInfo80[] = { { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3829
static const MCOperandInfo OperandInfo81[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3830
static const MCOperandInfo OperandInfo82[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
3831
static const MCOperandInfo OperandInfo83[] = { { Mips::MSA128F16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
3832
static const MCOperandInfo OperandInfo84[] = { { Mips::ACC128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
3833
static const MCOperandInfo OperandInfo85[] = { { Mips::ACC64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
3834
static const MCOperandInfo OperandInfo86[] = { { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
3835
static const MCOperandInfo OperandInfo87[] = { { Mips::DSPCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
3836
static const MCOperandInfo OperandInfo88[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, };
3837
static const MCOperandInfo OperandInfo89[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, };
3838
static const MCOperandInfo OperandInfo90[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, };
3839
static const MCOperandInfo OperandInfo91[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, };
3840
static const MCOperandInfo OperandInfo92[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, };
3841
static const MCOperandInfo OperandInfo93[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, };
3842
static const MCOperandInfo OperandInfo94[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
3843
static const MCOperandInfo OperandInfo95[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
3844
static const MCOperandInfo OperandInfo96[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3845
static const MCOperandInfo OperandInfo97[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
3846
static const MCOperandInfo OperandInfo98[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3847
static const MCOperandInfo OperandInfo99[] = { { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3848
static const MCOperandInfo OperandInfo100[] = { { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3849
static const MCOperandInfo OperandInfo101[] = { { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3850
static const MCOperandInfo OperandInfo102[] = { { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3851
static const MCOperandInfo OperandInfo103[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3852
static const MCOperandInfo OperandInfo104[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::COP0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3853
static const MCOperandInfo OperandInfo105[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3854
static const MCOperandInfo OperandInfo106[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3855
static const MCOperandInfo OperandInfo107[] = { { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128F16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3856
static const MCOperandInfo OperandInfo108[] = { { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128F16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3857
static const MCOperandInfo OperandInfo109[] = { { Mips::MSA128F16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3858
static const MCOperandInfo OperandInfo110[] = { { Mips::MSA128F16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3859
static const MCOperandInfo OperandInfo111[] = { { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3860
static const MCOperandInfo OperandInfo112[] = { { Mips::COP0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3861
static const MCOperandInfo OperandInfo113[] = { { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3862
static const MCOperandInfo OperandInfo114[] = { { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3863
static const MCOperandInfo OperandInfo115[] = { { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3864
static const MCOperandInfo OperandInfo116[] = { { Mips::DSPCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3865
static const MCOperandInfo OperandInfo117[] = { { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3866
static const MCOperandInfo OperandInfo118[] = { { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3867
static const MCOperandInfo OperandInfo119[] = { { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3868
static const MCOperandInfo OperandInfo120[] = { { Mips::ACC128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3869
static const MCOperandInfo OperandInfo121[] = { { Mips::ACC64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::ACC64RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
3870
static const MCOperandInfo OperandInfo122[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::ACC64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3871
static const MCOperandInfo OperandInfo123[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::ACC128RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3872
static const MCOperandInfo OperandInfo124[] = { { Mips::ACC64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3873
static const MCOperandInfo OperandInfo125[] = { { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3874
static const MCOperandInfo OperandInfo126[] = { { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3875
static const MCOperandInfo OperandInfo127[] = { { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3876
static const MCOperandInfo OperandInfo128[] = { { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3877
static const MCOperandInfo OperandInfo129[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3878
static const MCOperandInfo OperandInfo130[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3879
static const MCOperandInfo OperandInfo131[] = { { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3880
static const MCOperandInfo OperandInfo132[] = { { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3881
static const MCOperandInfo OperandInfo133[] = { { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3882
static const MCOperandInfo OperandInfo134[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3883
static const MCOperandInfo OperandInfo135[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3884
static const MCOperandInfo OperandInfo136[] = { { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3885
static const MCOperandInfo OperandInfo137[] = { { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3886
static const MCOperandInfo OperandInfo138[] = { { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3887
static const MCOperandInfo OperandInfo139[] = { { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3888
static const MCOperandInfo OperandInfo140[] = { { Mips::GPR32NONZERORegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3889
static const MCOperandInfo OperandInfo141[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3890
static const MCOperandInfo OperandInfo142[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3891
static const MCOperandInfo OperandInfo143[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3892
static const MCOperandInfo OperandInfo144[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3893
static const MCOperandInfo OperandInfo145[] = { { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3894
static const MCOperandInfo OperandInfo146[] = { { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3895
static const MCOperandInfo OperandInfo147[] = { { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3896
static const MCOperandInfo OperandInfo148[] = { { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3897
static const MCOperandInfo OperandInfo149[] = { { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3898
static const MCOperandInfo OperandInfo150[] = { { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3899
static const MCOperandInfo OperandInfo151[] = { { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3900
static const MCOperandInfo OperandInfo152[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3901
static const MCOperandInfo OperandInfo153[] = { { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3902
static const MCOperandInfo OperandInfo154[] = { { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3903
static const MCOperandInfo OperandInfo155[] = { { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3904
static const MCOperandInfo OperandInfo156[] = { { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3905
static const MCOperandInfo OperandInfo157[] = { { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3906
static const MCOperandInfo OperandInfo158[] = { { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3907
static const MCOperandInfo OperandInfo159[] = { { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3908
static const MCOperandInfo OperandInfo160[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3909
static const MCOperandInfo OperandInfo161[] = { { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
3910
static const MCOperandInfo OperandInfo162[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
3911
static const MCOperandInfo OperandInfo163[] = { { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3912
static const MCOperandInfo OperandInfo164[] = { { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3913
static const MCOperandInfo OperandInfo165[] = { { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsPlusSPRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3914
static const MCOperandInfo OperandInfo166[] = { { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3915
static const MCOperandInfo OperandInfo167[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, };
3916
static const MCOperandInfo OperandInfo168[] = { { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, };
3917
static const MCOperandInfo OperandInfo169[] = { { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, };
3918
static const MCOperandInfo OperandInfo170[] = { { Mips::COP2RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, };
3919
static const MCOperandInfo OperandInfo171[] = { { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, };
3920
static const MCOperandInfo OperandInfo172[] = { { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3921
static const MCOperandInfo OperandInfo173[] = { { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3922
static const MCOperandInfo OperandInfo174[] = { { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3923
static const MCOperandInfo OperandInfo175[] = { { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3924
static const MCOperandInfo OperandInfo176[] = { { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3925
static const MCOperandInfo OperandInfo177[] = { { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, };
3926
static const MCOperandInfo OperandInfo178[] = { { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, };
3927
static const MCOperandInfo OperandInfo179[] = { { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, };
3928
static const MCOperandInfo OperandInfo180[] = { { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, };
3929
static const MCOperandInfo OperandInfo181[] = { { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_PCREL, 0 }, };
3930
static const MCOperandInfo OperandInfo182[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3931
static const MCOperandInfo OperandInfo183[] = { { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3932
static const MCOperandInfo OperandInfo184[] = { { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3933
static const MCOperandInfo OperandInfo185[] = { { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3934
static const MCOperandInfo OperandInfo186[] = { { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3935
static const MCOperandInfo OperandInfo187[] = { { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3936
static const MCOperandInfo OperandInfo188[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CCRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3937
static const MCOperandInfo OperandInfo189[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::COP2RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3938
static const MCOperandInfo OperandInfo190[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSACtrlRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3939
static const MCOperandInfo OperandInfo191[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3940
static const MCOperandInfo OperandInfo192[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3941
static const MCOperandInfo OperandInfo193[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3942
static const MCOperandInfo OperandInfo194[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3943
static const MCOperandInfo OperandInfo195[] = { { Mips::FGRCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3944
static const MCOperandInfo OperandInfo196[] = { { Mips::FGRCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3945
static const MCOperandInfo OperandInfo197[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3946
static const MCOperandInfo OperandInfo198[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3947
static const MCOperandInfo OperandInfo199[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3948
static const MCOperandInfo OperandInfo200[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3949
static const MCOperandInfo OperandInfo201[] = { { Mips::CCRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3950
static const MCOperandInfo OperandInfo202[] = { { Mips::COP2RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3951
static const MCOperandInfo OperandInfo203[] = { { Mips::MSACtrlRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3952
static const MCOperandInfo OperandInfo204[] = { { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3953
static const MCOperandInfo OperandInfo205[] = { { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3954
static const MCOperandInfo OperandInfo206[] = { { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3955
static const MCOperandInfo OperandInfo207[] = { { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3956
static const MCOperandInfo OperandInfo208[] = { { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3957
static const MCOperandInfo OperandInfo209[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3958
static const MCOperandInfo OperandInfo210[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3959
static const MCOperandInfo OperandInfo211[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
3960
static const MCOperandInfo OperandInfo212[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::COP0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3961
static const MCOperandInfo OperandInfo213[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3962
static const MCOperandInfo OperandInfo214[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::COP2RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3963
static const MCOperandInfo OperandInfo215[] = { { Mips::COP0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3964
static const MCOperandInfo OperandInfo216[] = { { Mips::COP2RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3965
static const MCOperandInfo OperandInfo217[] = { { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3966
static const MCOperandInfo OperandInfo218[] = { { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3967
static const MCOperandInfo OperandInfo219[] = { { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3968
static const MCOperandInfo OperandInfo220[] = { { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3969
static const MCOperandInfo OperandInfo221[] = { { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3970
static const MCOperandInfo OperandInfo222[] = { { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3971
static const MCOperandInfo OperandInfo223[] = { { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
3972
static const MCOperandInfo OperandInfo224[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3973
static const MCOperandInfo OperandInfo225[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3974
static const MCOperandInfo OperandInfo226[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3975
static const MCOperandInfo OperandInfo227[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3976
static const MCOperandInfo OperandInfo228[] = { { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3977
static const MCOperandInfo OperandInfo229[] = { { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3978
static const MCOperandInfo OperandInfo230[] = { { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3979
static const MCOperandInfo OperandInfo231[] = { { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3980
static const MCOperandInfo OperandInfo232[] = { { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3981
static const MCOperandInfo OperandInfo233[] = { { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3982
static const MCOperandInfo OperandInfo234[] = { { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3983
static const MCOperandInfo OperandInfo235[] = { { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3984
static const MCOperandInfo OperandInfo236[] = { { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3985
static const MCOperandInfo OperandInfo237[] = { { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3986
static const MCOperandInfo OperandInfo238[] = { { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3987
static const MCOperandInfo OperandInfo239[] = { { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3988
static const MCOperandInfo OperandInfo240[] = { { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3989
static const MCOperandInfo OperandInfo241[] = { { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3990
static const MCOperandInfo OperandInfo242[] = { { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3991
static const MCOperandInfo OperandInfo243[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
3992
static const MCOperandInfo OperandInfo244[] = { { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3993
static const MCOperandInfo OperandInfo245[] = { { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3994
static const MCOperandInfo OperandInfo246[] = { { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3995
static const MCOperandInfo OperandInfo247[] = { { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3996
static const MCOperandInfo OperandInfo248[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
3997
static const MCOperandInfo OperandInfo249[] = { { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3998
static const MCOperandInfo OperandInfo250[] = { { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
3999
static const MCOperandInfo OperandInfo251[] = { { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
4000
static const MCOperandInfo OperandInfo252[] = { { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
4001
static const MCOperandInfo OperandInfo253[] = { { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4002
static const MCOperandInfo OperandInfo254[] = { { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
4003
static const MCOperandInfo OperandInfo255[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
4004
static const MCOperandInfo OperandInfo256[] = { { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
4005
static const MCOperandInfo OperandInfo257[] = { { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
4006
static const MCOperandInfo OperandInfo258[] = { { Mips::COP2RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
4007
static const MCOperandInfo OperandInfo259[] = { { Mips::COP2RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
4008
static const MCOperandInfo OperandInfo260[] = { { Mips::COP3RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
4009
static const MCOperandInfo OperandInfo261[] = { { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
4010
static const MCOperandInfo OperandInfo262[] = { { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
4011
static const MCOperandInfo OperandInfo263[] = { { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
4012
static const MCOperandInfo OperandInfo264[] = { { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
4013
static const MCOperandInfo OperandInfo265[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
4014
static const MCOperandInfo OperandInfo266[] = { { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
4015
static const MCOperandInfo OperandInfo267[] = { { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
4016
static const MCOperandInfo OperandInfo268[] = { { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
4017
static const MCOperandInfo OperandInfo269[] = { { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
4018
static const MCOperandInfo OperandInfo270[] = { { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
4019
static const MCOperandInfo OperandInfo271[] = { { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
4020
static const MCOperandInfo OperandInfo272[] = { { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
4021
static const MCOperandInfo OperandInfo273[] = { { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
4022
static const MCOperandInfo OperandInfo274[] = { { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 3, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
4023
static const MCOperandInfo OperandInfo275[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
4024
static const MCOperandInfo OperandInfo276[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 2, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
4025
static const MCOperandInfo OperandInfo277[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
4026
static const MCOperandInfo OperandInfo278[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 2, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
4027
static const MCOperandInfo OperandInfo279[] = { { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
4028
static const MCOperandInfo OperandInfo280[] = { { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
4029
static const MCOperandInfo OperandInfo281[] = { { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
4030
static const MCOperandInfo OperandInfo282[] = { { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4031
static const MCOperandInfo OperandInfo283[] = { { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4032
static const MCOperandInfo OperandInfo284[] = { { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4033
static const MCOperandInfo OperandInfo285[] = { { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4034
static const MCOperandInfo OperandInfo286[] = { { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4035
static const MCOperandInfo OperandInfo287[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4036
static const MCOperandInfo OperandInfo288[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::COP2RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
4037
static const MCOperandInfo OperandInfo289[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4038
static const MCOperandInfo OperandInfo290[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
4039
static const MCOperandInfo OperandInfo291[] = { { Mips::GPRMM16MovePPairFirstRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPRMM16MovePPairSecondRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPRMM16MovePRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPRMM16MovePRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4040
static const MCOperandInfo OperandInfo292[] = { { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4041
static const MCOperandInfo OperandInfo293[] = { { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
4042
static const MCOperandInfo OperandInfo294[] = { { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
4043
static const MCOperandInfo OperandInfo295[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
4044
static const MCOperandInfo OperandInfo296[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
4045
static const MCOperandInfo OperandInfo297[] = { { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FCCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
4046
static const MCOperandInfo OperandInfo298[] = { { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
4047
static const MCOperandInfo OperandInfo299[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
4048
static const MCOperandInfo OperandInfo300[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
4049
static const MCOperandInfo OperandInfo301[] = { { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
4050
static const MCOperandInfo OperandInfo302[] = { { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
4051
static const MCOperandInfo OperandInfo303[] = { { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
4052
static const MCOperandInfo OperandInfo304[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
4053
static const MCOperandInfo OperandInfo305[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
4054
static const MCOperandInfo OperandInfo306[] = { { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
4055
static const MCOperandInfo OperandInfo307[] = { { Mips::COP2RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
4056
static const MCOperandInfo OperandInfo308[] = { { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::AFGR64RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4057
static const MCOperandInfo OperandInfo309[] = { { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR64RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4058
static const MCOperandInfo OperandInfo310[] = { { Mips::HI32DSPRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4059
static const MCOperandInfo OperandInfo311[] = { { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
4060
static const MCOperandInfo OperandInfo312[] = { { Mips::LO32DSPRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4061
static const MCOperandInfo OperandInfo313[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4062
static const MCOperandInfo OperandInfo314[] = { { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4063
static const MCOperandInfo OperandInfo315[] = { { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4064
static const MCOperandInfo OperandInfo316[] = { { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPRMM16RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4065
static const MCOperandInfo OperandInfo317[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4066
static const MCOperandInfo OperandInfo318[] = { { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4067
static const MCOperandInfo OperandInfo319[] = { { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
4068
static const MCOperandInfo OperandInfo320[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
4069
static const MCOperandInfo OperandInfo321[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::HWRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
4070
static const MCOperandInfo OperandInfo322[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::HWRegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
4071
static const MCOperandInfo OperandInfo323[] = { { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4072
static const MCOperandInfo OperandInfo324[] = { { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
4073
static const MCOperandInfo OperandInfo325[] = { { Mips::GPRMM16ZeroRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
4074
static const MCOperandInfo OperandInfo326[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
4075
static const MCOperandInfo OperandInfo327[] = { { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
4076
static const MCOperandInfo OperandInfo328[] = { { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGRCCRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::FGR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4077
static const MCOperandInfo OperandInfo329[] = { { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { Mips::ACC64DSPRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
4078
static const MCOperandInfo OperandInfo330[] = { { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4079
static const MCOperandInfo OperandInfo331[] = { { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::DSPRRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
4080
static const MCOperandInfo OperandInfo332[] = { { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4081
static const MCOperandInfo OperandInfo333[] = { { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4082
static const MCOperandInfo OperandInfo334[] = { { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4083
static const MCOperandInfo OperandInfo335[] = { { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4084
static const MCOperandInfo OperandInfo336[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4085
static const MCOperandInfo OperandInfo337[] = { { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR64RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
4086
static const MCOperandInfo OperandInfo338[] = { { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128BRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4087
static const MCOperandInfo OperandInfo339[] = { { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128DRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4088
static const MCOperandInfo OperandInfo340[] = { { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128HRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4089
static const MCOperandInfo OperandInfo341[] = { { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::MSA128WRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::GPR32RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
4090
static const MCOperandInfo OperandInfo342[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_MEMORY, 0 }, { -1, 0, MCOI::OPERAND_MEMORY, 0 }, };
4091
static const MCOperandInfo OperandInfo343[] = { { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { Mips::CPU16RegsRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
4092
4093
extern const MCInstrDesc MipsInsts[] = {
4094
  { 0,  1,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #0 = PHI
4095
  { 1,  0,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #1 = INLINEASM
4096
  { 2,  1,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::NotDuplicable), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #2 = CFI_INSTRUCTION
4097
  { 3,  1,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::NotDuplicable), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #3 = EH_LABEL
4098
  { 4,  1,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::NotDuplicable), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #4 = GC_LABEL
4099
  { 5,  1,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::NotDuplicable), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #5 = ANNOTATION_LABEL
4100
  { 6,  0,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #6 = KILL
4101
  { 7,  3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo4, -1 ,nullptr },  // Inst #7 = EXTRACT_SUBREG
4102
  { 8,  4,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo5, -1 ,nullptr },  // Inst #8 = INSERT_SUBREG
4103
  { 9,  1,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #9 = IMPLICIT_DEF
4104
  { 10, 4,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo6, -1 ,nullptr },  // Inst #10 = SUBREG_TO_REG
4105
  { 11, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::CheapAsAMove), 0x0ULL, nullptr, nullptr, OperandInfo4, -1 ,nullptr },  // Inst #11 = COPY_TO_REGCLASS
4106
  { 12, 0,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #12 = DBG_VALUE
4107
  { 13, 1,  0,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #13 = DBG_LABEL
4108
  { 14, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::CheapAsAMove), 0x0ULL, nullptr, nullptr, OperandInfo7, -1 ,nullptr },  // Inst #14 = REG_SEQUENCE
4109
  { 15, 2,  1,  0,  496,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::CheapAsAMove), 0x0ULL, nullptr, nullptr, OperandInfo7, -1 ,nullptr },  // Inst #15 = COPY
4110
  { 16, 0,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #16 = BUNDLE
4111
  { 17, 1,  0,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #17 = LIFETIME_START
4112
  { 18, 1,  0,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #18 = LIFETIME_END
4113
  { 19, 2,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo8, -1 ,nullptr },  // Inst #19 = STACKMAP
4114
  { 20, 0,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #20 = FENTRY_CALL
4115
  { 21, 6,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo9, -1 ,nullptr },  // Inst #21 = PATCHPOINT
4116
  { 22, 1,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Rematerializable), 0x0ULL, nullptr, nullptr, OperandInfo10, -1 ,nullptr },  // Inst #22 = LOAD_STACK_GUARD
4117
  { 23, 0,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #23 = STATEPOINT
4118
  { 24, 2,  0,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo11, -1 ,nullptr },  // Inst #24 = LOCAL_ESCAPE
4119
  { 25, 1,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #25 = FAULTING_OP
4120
  { 26, 0,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #26 = PATCHABLE_OP
4121
  { 27, 0,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #27 = PATCHABLE_FUNCTION_ENTER
4122
  { 28, 0,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #28 = PATCHABLE_RET
4123
  { 29, 0,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #29 = PATCHABLE_FUNCTION_EXIT
4124
  { 30, 0,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #30 = PATCHABLE_TAIL_CALL
4125
  { 31, 2,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo11, -1 ,nullptr },  // Inst #31 = PATCHABLE_EVENT_CALL
4126
  { 32, 3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #32 = PATCHABLE_TYPED_EVENT_CALL
4127
  { 33, 1,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #33 = ICALL_BRANCH_FUNNEL
4128
  { 34, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #34 = G_ADD
4129
  { 35, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #35 = G_SUB
4130
  { 36, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #36 = G_MUL
4131
  { 37, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #37 = G_SDIV
4132
  { 38, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #38 = G_UDIV
4133
  { 39, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #39 = G_SREM
4134
  { 40, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #40 = G_UREM
4135
  { 41, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #41 = G_AND
4136
  { 42, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #42 = G_OR
4137
  { 43, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #43 = G_XOR
4138
  { 44, 1,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #44 = G_IMPLICIT_DEF
4139
  { 45, 1,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #45 = G_PHI
4140
  { 46, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #46 = G_FRAME_INDEX
4141
  { 47, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #47 = G_GLOBAL_VALUE
4142
  { 48, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo16, -1 ,nullptr },  // Inst #48 = G_EXTRACT
4143
  { 49, 2,  2,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #49 = G_UNMERGE_VALUES
4144
  { 50, 4,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo18, -1 ,nullptr },  // Inst #50 = G_INSERT
4145
  { 51, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #51 = G_MERGE_VALUES
4146
  { 52, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #52 = G_PTRTOINT
4147
  { 53, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #53 = G_INTTOPTR
4148
  { 54, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #54 = G_BITCAST
4149
  { 55, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #55 = G_INTRINSIC_TRUNC
4150
  { 56, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #56 = G_INTRINSIC_ROUND
4151
  { 57, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #57 = G_LOAD
4152
  { 58, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #58 = G_SEXTLOAD
4153
  { 59, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #59 = G_ZEXTLOAD
4154
  { 60, 2,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #60 = G_STORE
4155
  { 61, 5,  2,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo20, -1 ,nullptr },  // Inst #61 = G_ATOMIC_CMPXCHG_WITH_SUCCESS
4156
  { 62, 4,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #62 = G_ATOMIC_CMPXCHG
4157
  { 63, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #63 = G_ATOMICRMW_XCHG
4158
  { 64, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #64 = G_ATOMICRMW_ADD
4159
  { 65, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #65 = G_ATOMICRMW_SUB
4160
  { 66, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #66 = G_ATOMICRMW_AND
4161
  { 67, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #67 = G_ATOMICRMW_NAND
4162
  { 68, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #68 = G_ATOMICRMW_OR
4163
  { 69, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #69 = G_ATOMICRMW_XOR
4164
  { 70, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #70 = G_ATOMICRMW_MAX
4165
  { 71, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #71 = G_ATOMICRMW_MIN
4166
  { 72, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #72 = G_ATOMICRMW_UMAX
4167
  { 73, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #73 = G_ATOMICRMW_UMIN
4168
  { 74, 2,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #74 = G_BRCOND
4169
  { 75, 1,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #75 = G_BRINDIRECT
4170
  { 76, 1,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #76 = G_INTRINSIC
4171
  { 77, 1,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #77 = G_INTRINSIC_W_SIDE_EFFECTS
4172
  { 78, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #78 = G_ANYEXT
4173
  { 79, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #79 = G_TRUNC
4174
  { 80, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #80 = G_CONSTANT
4175
  { 81, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #81 = G_FCONSTANT
4176
  { 82, 1,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #82 = G_VASTART
4177
  { 83, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo16, -1 ,nullptr },  // Inst #83 = G_VAARG
4178
  { 84, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #84 = G_SEXT
4179
  { 85, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #85 = G_ZEXT
4180
  { 86, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #86 = G_SHL
4181
  { 87, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #87 = G_LSHR
4182
  { 88, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #88 = G_ASHR
4183
  { 89, 4,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo23, -1 ,nullptr },  // Inst #89 = G_ICMP
4184
  { 90, 4,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo23, -1 ,nullptr },  // Inst #90 = G_FCMP
4185
  { 91, 4,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #91 = G_SELECT
4186
  { 92, 4,  2,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #92 = G_UADDO
4187
  { 93, 5,  2,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo24, -1 ,nullptr },  // Inst #93 = G_UADDE
4188
  { 94, 4,  2,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #94 = G_USUBO
4189
  { 95, 5,  2,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo24, -1 ,nullptr },  // Inst #95 = G_USUBE
4190
  { 96, 4,  2,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #96 = G_SADDO
4191
  { 97, 5,  2,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo24, -1 ,nullptr },  // Inst #97 = G_SADDE
4192
  { 98, 4,  2,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #98 = G_SSUBO
4193
  { 99, 5,  2,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo24, -1 ,nullptr },  // Inst #99 = G_SSUBE
4194
  { 100,  4,  2,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #100 = G_UMULO
4195
  { 101,  4,  2,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #101 = G_SMULO
4196
  { 102,  3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #102 = G_UMULH
4197
  { 103,  3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #103 = G_SMULH
4198
  { 104,  3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #104 = G_FADD
4199
  { 105,  3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #105 = G_FSUB
4200
  { 106,  3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #106 = G_FMUL
4201
  { 107,  4,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo25, -1 ,nullptr },  // Inst #107 = G_FMA
4202
  { 108,  3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #108 = G_FDIV
4203
  { 109,  3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #109 = G_FREM
4204
  { 110,  3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #110 = G_FPOW
4205
  { 111,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #111 = G_FEXP
4206
  { 112,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #112 = G_FEXP2
4207
  { 113,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #113 = G_FLOG
4208
  { 114,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #114 = G_FLOG2
4209
  { 115,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #115 = G_FNEG
4210
  { 116,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #116 = G_FPEXT
4211
  { 117,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #117 = G_FPTRUNC
4212
  { 118,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #118 = G_FPTOSI
4213
  { 119,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #119 = G_FPTOUI
4214
  { 120,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #120 = G_SITOFP
4215
  { 121,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #121 = G_UITOFP
4216
  { 122,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #122 = G_FABS
4217
  { 123,  3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo26, -1 ,nullptr },  // Inst #123 = G_GEP
4218
  { 124,  3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo27, -1 ,nullptr },  // Inst #124 = G_PTR_MASK
4219
  { 125,  1,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #125 = G_BR
4220
  { 126,  4,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo28, -1 ,nullptr },  // Inst #126 = G_INSERT_VECTOR_ELT
4221
  { 127,  3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo29, -1 ,nullptr },  // Inst #127 = G_EXTRACT_VECTOR_ELT
4222
  { 128,  4,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo30, -1 ,nullptr },  // Inst #128 = G_SHUFFLE_VECTOR
4223
  { 129,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #129 = G_CTTZ
4224
  { 130,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #130 = G_CTTZ_ZERO_UNDEF
4225
  { 131,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #131 = G_CTLZ
4226
  { 132,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #132 = G_CTLZ_ZERO_UNDEF
4227
  { 133,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #133 = G_CTPOP
4228
  { 134,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #134 = G_BSWAP
4229
  { 135,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #135 = G_ADDRSPACE_CAST
4230
  { 136,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #136 = G_BLOCK_ADDR
4231
  { 137,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo31, -1 ,nullptr },  // Inst #137 = ABSMacro
4232
  { 138,  2,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo8, -1 ,nullptr },  // Inst #138 = ADJCALLSTACKDOWN
4233
  { 139,  2,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo8, -1 ,nullptr },  // Inst #139 = ADJCALLSTACKUP
4234
  { 140,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #140 = AND_V_D_PSEUDO
4235
  { 141,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #141 = AND_V_H_PSEUDO
4236
  { 142,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #142 = AND_V_W_PSEUDO
4237
  { 143,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #143 = ATOMIC_CMP_SWAP_I16
4238
  { 144,  7,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #144 = ATOMIC_CMP_SWAP_I16_POSTRA
4239
  { 145,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #145 = ATOMIC_CMP_SWAP_I32
4240
  { 146,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #146 = ATOMIC_CMP_SWAP_I32_POSTRA
4241
  { 147,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo37, -1 ,nullptr },  // Inst #147 = ATOMIC_CMP_SWAP_I64
4242
  { 148,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo37, -1 ,nullptr },  // Inst #148 = ATOMIC_CMP_SWAP_I64_POSTRA
4243
  { 149,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #149 = ATOMIC_CMP_SWAP_I8
4244
  { 150,  7,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #150 = ATOMIC_CMP_SWAP_I8_POSTRA
4245
  { 151,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #151 = ATOMIC_LOAD_ADD_I16
4246
  { 152,  6,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo39, -1 ,nullptr },  // Inst #152 = ATOMIC_LOAD_ADD_I16_POSTRA
4247
  { 153,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #153 = ATOMIC_LOAD_ADD_I32
4248
  { 154,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #154 = ATOMIC_LOAD_ADD_I32_POSTRA
4249
  { 155,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo40, -1 ,nullptr },  // Inst #155 = ATOMIC_LOAD_ADD_I64
4250
  { 156,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo40, -1 ,nullptr },  // Inst #156 = ATOMIC_LOAD_ADD_I64_POSTRA
4251
  { 157,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #157 = ATOMIC_LOAD_ADD_I8
4252
  { 158,  6,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo39, -1 ,nullptr },  // Inst #158 = ATOMIC_LOAD_ADD_I8_POSTRA
4253
  { 159,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #159 = ATOMIC_LOAD_AND_I16
4254
  { 160,  6,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo39, -1 ,nullptr },  // Inst #160 = ATOMIC_LOAD_AND_I16_POSTRA
4255
  { 161,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #161 = ATOMIC_LOAD_AND_I32
4256
  { 162,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #162 = ATOMIC_LOAD_AND_I32_POSTRA
4257
  { 163,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo40, -1 ,nullptr },  // Inst #163 = ATOMIC_LOAD_AND_I64
4258
  { 164,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo40, -1 ,nullptr },  // Inst #164 = ATOMIC_LOAD_AND_I64_POSTRA
4259
  { 165,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #165 = ATOMIC_LOAD_AND_I8
4260
  { 166,  6,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo39, -1 ,nullptr },  // Inst #166 = ATOMIC_LOAD_AND_I8_POSTRA
4261
  { 167,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #167 = ATOMIC_LOAD_NAND_I16
4262
  { 168,  6,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo39, -1 ,nullptr },  // Inst #168 = ATOMIC_LOAD_NAND_I16_POSTRA
4263
  { 169,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #169 = ATOMIC_LOAD_NAND_I32
4264
  { 170,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #170 = ATOMIC_LOAD_NAND_I32_POSTRA
4265
  { 171,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo40, -1 ,nullptr },  // Inst #171 = ATOMIC_LOAD_NAND_I64
4266
  { 172,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo40, -1 ,nullptr },  // Inst #172 = ATOMIC_LOAD_NAND_I64_POSTRA
4267
  { 173,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #173 = ATOMIC_LOAD_NAND_I8
4268
  { 174,  6,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo39, -1 ,nullptr },  // Inst #174 = ATOMIC_LOAD_NAND_I8_POSTRA
4269
  { 175,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #175 = ATOMIC_LOAD_OR_I16
4270
  { 176,  6,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo39, -1 ,nullptr },  // Inst #176 = ATOMIC_LOAD_OR_I16_POSTRA
4271
  { 177,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #177 = ATOMIC_LOAD_OR_I32
4272
  { 178,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #178 = ATOMIC_LOAD_OR_I32_POSTRA
4273
  { 179,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo40, -1 ,nullptr },  // Inst #179 = ATOMIC_LOAD_OR_I64
4274
  { 180,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo40, -1 ,nullptr },  // Inst #180 = ATOMIC_LOAD_OR_I64_POSTRA
4275
  { 181,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #181 = ATOMIC_LOAD_OR_I8
4276
  { 182,  6,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo39, -1 ,nullptr },  // Inst #182 = ATOMIC_LOAD_OR_I8_POSTRA
4277
  { 183,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #183 = ATOMIC_LOAD_SUB_I16
4278
  { 184,  6,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo39, -1 ,nullptr },  // Inst #184 = ATOMIC_LOAD_SUB_I16_POSTRA
4279
  { 185,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #185 = ATOMIC_LOAD_SUB_I32
4280
  { 186,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #186 = ATOMIC_LOAD_SUB_I32_POSTRA
4281
  { 187,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo40, -1 ,nullptr },  // Inst #187 = ATOMIC_LOAD_SUB_I64
4282
  { 188,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo40, -1 ,nullptr },  // Inst #188 = ATOMIC_LOAD_SUB_I64_POSTRA
4283
  { 189,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #189 = ATOMIC_LOAD_SUB_I8
4284
  { 190,  6,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo39, -1 ,nullptr },  // Inst #190 = ATOMIC_LOAD_SUB_I8_POSTRA
4285
  { 191,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #191 = ATOMIC_LOAD_XOR_I16
4286
  { 192,  6,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo39, -1 ,nullptr },  // Inst #192 = ATOMIC_LOAD_XOR_I16_POSTRA
4287
  { 193,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #193 = ATOMIC_LOAD_XOR_I32
4288
  { 194,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #194 = ATOMIC_LOAD_XOR_I32_POSTRA
4289
  { 195,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo40, -1 ,nullptr },  // Inst #195 = ATOMIC_LOAD_XOR_I64
4290
  { 196,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo40, -1 ,nullptr },  // Inst #196 = ATOMIC_LOAD_XOR_I64_POSTRA
4291
  { 197,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #197 = ATOMIC_LOAD_XOR_I8
4292
  { 198,  6,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo39, -1 ,nullptr },  // Inst #198 = ATOMIC_LOAD_XOR_I8_POSTRA
4293
  { 199,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #199 = ATOMIC_SWAP_I16
4294
  { 200,  6,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo39, -1 ,nullptr },  // Inst #200 = ATOMIC_SWAP_I16_POSTRA
4295
  { 201,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #201 = ATOMIC_SWAP_I32
4296
  { 202,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #202 = ATOMIC_SWAP_I32_POSTRA
4297
  { 203,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo40, -1 ,nullptr },  // Inst #203 = ATOMIC_SWAP_I64
4298
  { 204,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo40, -1 ,nullptr },  // Inst #204 = ATOMIC_SWAP_I64_POSTRA
4299
  { 205,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #205 = ATOMIC_SWAP_I8
4300
  { 206,  6,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo39, -1 ,nullptr },  // Inst #206 = ATOMIC_SWAP_I8_POSTRA
4301
  { 207,  1,  0,  4,  367,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL, nullptr, ImplicitList2, OperandInfo41, -1 ,nullptr },  // Inst #207 = B
4302
  { 208,  1,  0,  4,  369,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, ImplicitList3, OperandInfo41, -1 ,nullptr },  // Inst #208 = BAL_BR
4303
  { 209,  1,  0,  4,  3,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, ImplicitList3, OperandInfo41, -1 ,nullptr },  // Inst #209 = BAL_BR_MM
4304
  { 210,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #210 = BEQLImmMacro
4305
  { 211,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #211 = BGE
4306
  { 212,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #212 = BGEImmMacro
4307
  { 213,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #213 = BGEL
4308
  { 214,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #214 = BGELImmMacro
4309
  { 215,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #215 = BGEU
4310
  { 216,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #216 = BGEUImmMacro
4311
  { 217,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #217 = BGEUL
4312
  { 218,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #218 = BGEULImmMacro
4313
  { 219,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #219 = BGT
4314
  { 220,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #220 = BGTImmMacro
4315
  { 221,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #221 = BGTL
4316
  { 222,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #222 = BGTLImmMacro
4317
  { 223,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #223 = BGTU
4318
  { 224,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #224 = BGTUImmMacro
4319
  { 225,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #225 = BGTUL
4320
  { 226,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #226 = BGTULImmMacro
4321
  { 227,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #227 = BLE
4322
  { 228,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #228 = BLEImmMacro
4323
  { 229,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #229 = BLEL
4324
  { 230,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #230 = BLELImmMacro
4325
  { 231,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #231 = BLEU
4326
  { 232,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #232 = BLEUImmMacro
4327
  { 233,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #233 = BLEUL
4328
  { 234,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #234 = BLEULImmMacro
4329
  { 235,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #235 = BLT
4330
  { 236,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #236 = BLTImmMacro
4331
  { 237,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #237 = BLTL
4332
  { 238,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #238 = BLTLImmMacro
4333
  { 239,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #239 = BLTU
4334
  { 240,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #240 = BLTUImmMacro
4335
  { 241,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #241 = BLTUL
4336
  { 242,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #242 = BLTULImmMacro
4337
  { 243,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #243 = BNELImmMacro
4338
  { 244,  1,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList4, nullptr, OperandInfo44, -1 ,nullptr },  // Inst #244 = BPOSGE32_PSEUDO
4339
  { 245,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo45, -1 ,nullptr },  // Inst #245 = BSEL_D_PSEUDO
4340
  { 246,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo45, -1 ,nullptr },  // Inst #246 = BSEL_FD_PSEUDO
4341
  { 247,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo46, -1 ,nullptr },  // Inst #247 = BSEL_FW_PSEUDO
4342
  { 248,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo47, -1 ,nullptr },  // Inst #248 = BSEL_H_PSEUDO
4343
  { 249,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo46, -1 ,nullptr },  // Inst #249 = BSEL_W_PSEUDO
4344
  { 250,  1,  0,  4,  2,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL, nullptr, ImplicitList2, OperandInfo41, -1 ,nullptr },  // Inst #250 = B_MM
4345
  { 251,  1,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo41, -1 ,nullptr },  // Inst #251 = B_MMR6_Pseudo
4346
  { 252,  1,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo41, -1 ,nullptr },  // Inst #252 = B_MM_Pseudo
4347
  { 253,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #253 = BeqImm
4348
  { 254,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #254 = BneImm
4349
  { 255,  3,  0,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #255 = BteqzT8CmpX16
4350
  { 256,  3,  0,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #256 = BteqzT8CmpiX16
4351
  { 257,  3,  0,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #257 = BteqzT8SltX16
4352
  { 258,  3,  0,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #258 = BteqzT8SltiX16
4353
  { 259,  3,  0,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #259 = BteqzT8SltiuX16
4354
  { 260,  3,  0,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #260 = BteqzT8SltuX16
4355
  { 261,  3,  0,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #261 = BtnezT8CmpX16
4356
  { 262,  3,  0,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #262 = BtnezT8CmpiX16
4357
  { 263,  3,  0,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #263 = BtnezT8SltX16
4358
  { 264,  3,  0,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #264 = BtnezT8SltiX16
4359
  { 265,  3,  0,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #265 = BtnezT8SltiuX16
4360
  { 266,  3,  0,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #266 = BtnezT8SltuX16
4361
  { 267,  3,  1,  4,  659,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo50, -1 ,nullptr },  // Inst #267 = BuildPairF64
4362
  { 268,  3,  1,  4,  659,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo51, -1 ,nullptr },  // Inst #268 = BuildPairF64_64
4363
  { 269,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo52, -1 ,nullptr },  // Inst #269 = CFTC1
4364
  { 270,  3,  0,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::NotDuplicable), 0x0ULL, nullptr, nullptr, OperandInfo4, -1 ,nullptr },  // Inst #270 = CONSTPOOL_ENTRY
4365
  { 271,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo53, -1 ,nullptr },  // Inst #271 = COPY_FD_PSEUDO
4366
  { 272,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo54, -1 ,nullptr },  // Inst #272 = COPY_FW_PSEUDO
4367
  { 273,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo55, -1 ,nullptr },  // Inst #273 = CTTC1
4368
  { 274,  1,  0,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #274 = Constant32
4369
  { 275,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo56, -1 ,nullptr },  // Inst #275 = DMULImmMacro
4370
  { 276,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr },  // Inst #276 = DMULMacro
4371
  { 277,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr },  // Inst #277 = DMULOMacro
4372
  { 278,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr },  // Inst #278 = DMULOUMacro
4373
  { 279,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #279 = DROL
4374
  { 280,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr },  // Inst #280 = DROLImm
4375
  { 281,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #281 = DROR
4376
  { 282,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr },  // Inst #282 = DRORImm
4377
  { 283,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo56, -1 ,nullptr },  // Inst #283 = DSDivIMacro
4378
  { 284,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr },  // Inst #284 = DSDivMacro
4379
  { 285,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo56, -1 ,nullptr },  // Inst #285 = DSRemIMacro
4380
  { 286,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr },  // Inst #286 = DSRemMacro
4381
  { 287,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo56, -1 ,nullptr },  // Inst #287 = DUDivIMacro
4382
  { 288,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr },  // Inst #288 = DUDivMacro
4383
  { 289,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo56, -1 ,nullptr },  // Inst #289 = DURemIMacro
4384
  { 290,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr },  // Inst #290 = DURemMacro
4385
  { 291,  0,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #291 = ERet
4386
  { 292,  3,  1,  4,  668,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo60, -1 ,nullptr },  // Inst #292 = ExtractElementF64
4387
  { 293,  3,  1,  4,  668,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo61, -1 ,nullptr },  // Inst #293 = ExtractElementF64_64
4388
  { 294,  2,  1,  4,  566,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo62, -1 ,nullptr },  // Inst #294 = FABS_D
4389
  { 295,  2,  1,  4,  566,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo63, -1 ,nullptr },  // Inst #295 = FABS_W
4390
  { 296,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo62, -1 ,nullptr },  // Inst #296 = FEXP2_D_1_PSEUDO
4391
  { 297,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo63, -1 ,nullptr },  // Inst #297 = FEXP2_W_1_PSEUDO
4392
  { 298,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo64, -1 ,nullptr },  // Inst #298 = FILL_FD_PSEUDO
4393
  { 299,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo65, -1 ,nullptr },  // Inst #299 = FILL_FW_PSEUDO
4394
  { 300,  4,  2,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo66, -1 ,nullptr },  // Inst #300 = GotPrologue16
4395
  { 301,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo67, -1 ,nullptr },  // Inst #301 = INSERT_B_VIDX64_PSEUDO
4396
  { 302,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo68, -1 ,nullptr },  // Inst #302 = INSERT_B_VIDX_PSEUDO
4397
  { 303,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo69, -1 ,nullptr },  // Inst #303 = INSERT_D_VIDX64_PSEUDO
4398
  { 304,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo70, -1 ,nullptr },  // Inst #304 = INSERT_D_VIDX_PSEUDO
4399
  { 305,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo71, -1 ,nullptr },  // Inst #305 = INSERT_FD_PSEUDO
4400
  { 306,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo72, -1 ,nullptr },  // Inst #306 = INSERT_FD_VIDX64_PSEUDO
4401
  { 307,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo73, -1 ,nullptr },  // Inst #307 = INSERT_FD_VIDX_PSEUDO
4402
  { 308,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo74, -1 ,nullptr },  // Inst #308 = INSERT_FW_PSEUDO
4403
  { 309,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo75, -1 ,nullptr },  // Inst #309 = INSERT_FW_VIDX64_PSEUDO
4404
  { 310,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo76, -1 ,nullptr },  // Inst #310 = INSERT_FW_VIDX_PSEUDO
4405
  { 311,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo77, -1 ,nullptr },  // Inst #311 = INSERT_H_VIDX64_PSEUDO
4406
  { 312,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo78, -1 ,nullptr },  // Inst #312 = INSERT_H_VIDX_PSEUDO
4407
  { 313,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo79, -1 ,nullptr },  // Inst #313 = INSERT_W_VIDX64_PSEUDO
4408
  { 314,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo80, -1 ,nullptr },  // Inst #314 = INSERT_W_VIDX_PSEUDO
4409
  { 315,  1,  0,  4,  6,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call), 0x10ULL, nullptr, ImplicitList3, OperandInfo81, -1 ,nullptr },  // Inst #315 = JALR64Pseudo
4410
  { 316,  1,  0,  4,  6,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call), 0x10ULL, nullptr, ImplicitList3, OperandInfo81, -1 ,nullptr },  // Inst #316 = JALRHB64Pseudo
4411
  { 317,  1,  0,  4,  400,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call), 0x10ULL, nullptr, ImplicitList3, OperandInfo44, -1 ,nullptr },  // Inst #317 = JALRHBPseudo
4412
  { 318,  1,  0,  4,  400,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call), 0x10ULL, nullptr, ImplicitList3, OperandInfo44, -1 ,nullptr },  // Inst #318 = JALRPseudo
4413
  { 319,  1,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr },  // Inst #319 = JalOneReg
4414
  { 320,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo31, -1 ,nullptr },  // Inst #320 = JalTwoReg
4415
  { 321,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo82, -1 ,nullptr },  // Inst #321 = LDMacro
4416
  { 322,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo83, -1 ,nullptr },  // Inst #322 = LD_F16
4417
  { 323,  3,  1,  4,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #323 = LOAD_ACC128
4418
  { 324,  3,  1,  4,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #324 = LOAD_ACC64
4419
  { 325,  3,  1,  4,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo86, -1 ,nullptr },  // Inst #325 = LOAD_ACC64DSP
4420
  { 326,  3,  1,  4,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::FoldableAsLoad)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo87, -1 ,nullptr },  // Inst #326 = LOAD_CCOND_DSP
4421
  { 327,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo88, -1 ,nullptr },  // Inst #327 = LONG_BRANCH_ADDiu
4422
  { 328,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #328 = LONG_BRANCH_ADDiu2Op
4423
  { 329,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo89, -1 ,nullptr },  // Inst #329 = LONG_BRANCH_DADDiu
4424
  { 330,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo90, -1 ,nullptr },  // Inst #330 = LONG_BRANCH_DADDiu2Op
4425
  { 331,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo91, -1 ,nullptr },  // Inst #331 = LONG_BRANCH_LUi
4426
  { 332,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo92, -1 ,nullptr },  // Inst #332 = LONG_BRANCH_LUi2Op
4427
  { 333,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo93, -1 ,nullptr },  // Inst #333 = LONG_BRANCH_LUi2Op_64
4428
  { 334,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo94, -1 ,nullptr },  // Inst #334 = LWM_MM
4429
  { 335,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo95, -1 ,nullptr },  // Inst #335 = LoadAddrImm32
4430
  { 336,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo96, -1 ,nullptr },  // Inst #336 = LoadAddrImm64
4431
  { 337,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo82, -1 ,nullptr },  // Inst #337 = LoadAddrReg32
4432
  { 338,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo97, -1 ,nullptr },  // Inst #338 = LoadAddrReg64
4433
  { 339,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo98, -1 ,nullptr },  // Inst #339 = LoadImm32
4434
  { 340,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo96, -1 ,nullptr },  // Inst #340 = LoadImm64
4435
  { 341,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo99, -1 ,nullptr },  // Inst #341 = LoadImmDoubleFGR
4436
  { 342,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo100, -1 ,nullptr },  // Inst #342 = LoadImmDoubleFGR_32
4437
  { 343,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo98, -1 ,nullptr },  // Inst #343 = LoadImmDoubleGPR
4438
  { 344,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo101, -1 ,nullptr },  // Inst #344 = LoadImmSingleFGR
4439
  { 345,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo98, -1 ,nullptr },  // Inst #345 = LoadImmSingleGPR
4440
  { 346,  3,  1,  2,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo102, -1 ,nullptr },  // Inst #346 = LwConstant32
4441
  { 347,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo103, -1 ,nullptr },  // Inst #347 = MFTACX
4442
  { 348,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo104, -1 ,nullptr },  // Inst #348 = MFTC0
4443
  { 349,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo105, -1 ,nullptr },  // Inst #349 = MFTC1
4444
  { 350,  1,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr },  // Inst #350 = MFTDSP
4445
  { 351,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr },  // Inst #351 = MFTGPR
4446
  { 352,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo105, -1 ,nullptr },  // Inst #352 = MFTHC1
4447
  { 353,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo103, -1 ,nullptr },  // Inst #353 = MFTHI
4448
  { 354,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo103, -1 ,nullptr },  // Inst #354 = MFTLO
4449
  { 355,  2,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x10ULL, ImplicitList5, nullptr, OperandInfo31, -1 ,nullptr },  // Inst #355 = MIPSeh_return32
4450
  { 356,  2,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x10ULL, ImplicitList5, nullptr, OperandInfo106, -1 ,nullptr },  // Inst #356 = MIPSeh_return64
4451
  { 357,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo107, -1 ,nullptr },  // Inst #357 = MSA_FP_EXTEND_D_PSEUDO
4452
  { 358,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo108, -1 ,nullptr },  // Inst #358 = MSA_FP_EXTEND_W_PSEUDO
4453
  { 359,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo109, -1 ,nullptr },  // Inst #359 = MSA_FP_ROUND_D_PSEUDO
4454
  { 360,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo110, -1 ,nullptr },  // Inst #360 = MSA_FP_ROUND_W_PSEUDO
4455
  { 361,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo111, -1 ,nullptr },  // Inst #361 = MTTACX
4456
  { 362,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo112, -1 ,nullptr },  // Inst #362 = MTTC0
4457
  { 363,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo113, -1 ,nullptr },  // Inst #363 = MTTC1
4458
  { 364,  1,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr },  // Inst #364 = MTTDSP
4459
  { 365,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo31, -1 ,nullptr },  // Inst #365 = MTTGPR
4460
  { 366,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo113, -1 ,nullptr },  // Inst #366 = MTTHC1
4461
  { 367,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo111, -1 ,nullptr },  // Inst #367 = MTTHI
4462
  { 368,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo111, -1 ,nullptr },  // Inst #368 = MTTLO
4463
  { 369,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr },  // Inst #369 = MULImmMacro
4464
  { 370,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #370 = MULOMacro
4465
  { 371,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #371 = MULOUMacro
4466
  { 372,  2,  0,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, ImplicitList6, OperandInfo114, -1 ,nullptr },  // Inst #372 = MultRxRy16
4467
  { 373,  3,  1,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, ImplicitList6, OperandInfo115, -1 ,nullptr },  // Inst #373 = MultRxRyRz16
4468
  { 374,  2,  0,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, ImplicitList6, OperandInfo114, -1 ,nullptr },  // Inst #374 = MultuRxRy16
4469
  { 375,  3,  1,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, ImplicitList6, OperandInfo115, -1 ,nullptr },  // Inst #375 = MultuRxRyRz16
4470
  { 376,  0,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #376 = NOP
4471
  { 377,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr },  // Inst #377 = NORImm
4472
  { 378,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo56, -1 ,nullptr },  // Inst #378 = NORImm64
4473
  { 379,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #379 = NOR_V_D_PSEUDO
4474
  { 380,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #380 = NOR_V_H_PSEUDO
4475
  { 381,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #381 = NOR_V_W_PSEUDO
4476
  { 382,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #382 = OR_V_D_PSEUDO
4477
  { 383,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #383 = OR_V_H_PSEUDO
4478
  { 384,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #384 = OR_V_W_PSEUDO
4479
  { 385,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo116, -1 ,nullptr },  // Inst #385 = PseudoCMPU_EQ_QB
4480
  { 386,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo116, -1 ,nullptr },  // Inst #386 = PseudoCMPU_LE_QB
4481
  { 387,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo116, -1 ,nullptr },  // Inst #387 = PseudoCMPU_LT_QB
4482
  { 388,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo116, -1 ,nullptr },  // Inst #388 = PseudoCMP_EQ_PH
4483
  { 389,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo116, -1 ,nullptr },  // Inst #389 = PseudoCMP_LE_PH
4484
  { 390,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo116, -1 ,nullptr },  // Inst #390 = PseudoCMP_LT_PH
4485
  { 391,  2,  1,  4,  618,  0|(1ULL<<MCID::Pseudo), 0x4ULL, nullptr, nullptr, OperandInfo117, -1 ,nullptr },  // Inst #391 = PseudoCVT_D32_W
4486
  { 392,  2,  1,  4,  618,  0|(1ULL<<MCID::Pseudo), 0x4ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #392 = PseudoCVT_D64_L
4487
  { 393,  2,  1,  4,  618,  0|(1ULL<<MCID::Pseudo), 0x4ULL, nullptr, nullptr, OperandInfo119, -1 ,nullptr },  // Inst #393 = PseudoCVT_D64_W
4488
  { 394,  2,  1,  4,  618,  0|(1ULL<<MCID::Pseudo), 0x4ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #394 = PseudoCVT_S_L
4489
  { 395,  2,  1,  4,  618,  0|(1ULL<<MCID::Pseudo), 0x4ULL, nullptr, nullptr, OperandInfo113, -1 ,nullptr },  // Inst #395 = PseudoCVT_S_W
4490
  { 396,  3,  1,  4,  8,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo120, -1 ,nullptr },  // Inst #396 = PseudoDMULT
4491
  { 397,  3,  1,  4,  9,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo120, -1 ,nullptr },  // Inst #397 = PseudoDMULTu
4492
  { 398,  3,  1,  4,  10, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo120, -1 ,nullptr },  // Inst #398 = PseudoDSDIV
4493
  { 399,  3,  1,  4,  11, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo120, -1 ,nullptr },  // Inst #399 = PseudoDUDIV
4494
  { 400,  1,  0,  4,  379,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr },  // Inst #400 = PseudoIndirectBranch
4495
  { 401,  1,  0,  4,  12, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL, nullptr, nullptr, OperandInfo81, -1 ,nullptr },  // Inst #401 = PseudoIndirectBranch64
4496
  { 402,  1,  0,  4,  12, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL, nullptr, nullptr, OperandInfo81, -1 ,nullptr },  // Inst #402 = PseudoIndirectBranch64R6
4497
  { 403,  1,  0,  4,  12, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr },  // Inst #403 = PseudoIndirectBranchR6
4498
  { 404,  1,  0,  4,  12, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr },  // Inst #404 = PseudoIndirectBranch_MM
4499
  { 405,  1,  0,  4,  12, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr },  // Inst #405 = PseudoIndirectBranch_MMR6
4500
  { 406,  1,  0,  4,  379,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr },  // Inst #406 = PseudoIndirectHazardBranch
4501
  { 407,  1,  0,  4,  12, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL, nullptr, nullptr, OperandInfo81, -1 ,nullptr },  // Inst #407 = PseudoIndirectHazardBranch64
4502
  { 408,  1,  0,  4,  12, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL, nullptr, nullptr, OperandInfo81, -1 ,nullptr },  // Inst #408 = PseudoIndrectHazardBranch64R6
4503
  { 409,  1,  0,  4,  12, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr },  // Inst #409 = PseudoIndrectHazardBranchR6
4504
  { 410,  4,  1,  4,  471,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo121, -1 ,nullptr },  // Inst #410 = PseudoMADD
4505
  { 411,  4,  1,  4,  472,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo121, -1 ,nullptr },  // Inst #411 = PseudoMADDU
4506
  { 412,  4,  1,  4,  14, 0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo121, -1 ,nullptr },  // Inst #412 = PseudoMADDU_MM
4507
  { 413,  4,  1,  4,  13, 0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo121, -1 ,nullptr },  // Inst #413 = PseudoMADD_MM
4508
  { 414,  2,  1,  4,  460,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo122, -1 ,nullptr },  // Inst #414 = PseudoMFHI
4509
  { 415,  2,  1,  4,  15, 0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo123, -1 ,nullptr },  // Inst #415 = PseudoMFHI64
4510
  { 416,  2,  1,  4,  15, 0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo122, -1 ,nullptr },  // Inst #416 = PseudoMFHI_MM
4511
  { 417,  2,  1,  4,  460,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo122, -1 ,nullptr },  // Inst #417 = PseudoMFLO
4512
  { 418,  2,  1,  4,  15, 0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo123, -1 ,nullptr },  // Inst #418 = PseudoMFLO64
4513
  { 419,  2,  1,  4,  15, 0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo122, -1 ,nullptr },  // Inst #419 = PseudoMFLO_MM
4514
  { 420,  4,  1,  4,  473,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo121, -1 ,nullptr },  // Inst #420 = PseudoMSUB
4515
  { 421,  4,  1,  4,  474,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo121, -1 ,nullptr },  // Inst #421 = PseudoMSUBU
4516
  { 422,  4,  1,  4,  17, 0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo121, -1 ,nullptr },  // Inst #422 = PseudoMSUBU_MM
4517
  { 423,  4,  1,  4,  16, 0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo121, -1 ,nullptr },  // Inst #423 = PseudoMSUB_MM
4518
  { 424,  3,  1,  4,  475,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #424 = PseudoMTLOHI
4519
  { 425,  3,  1,  4,  18, 0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo120, -1 ,nullptr },  // Inst #425 = PseudoMTLOHI64
4520
  { 426,  3,  1,  4,  18, 0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo125, -1 ,nullptr },  // Inst #426 = PseudoMTLOHI_DSP
4521
  { 427,  3,  1,  4,  18, 0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #427 = PseudoMTLOHI_MM
4522
  { 428,  3,  1,  4,  469,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #428 = PseudoMULT
4523
  { 429,  3,  1,  4,  19, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #429 = PseudoMULT_MM
4524
  { 430,  3,  1,  4,  470,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #430 = PseudoMULTu
4525
  { 431,  3,  1,  4,  20, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #431 = PseudoMULTu_MM
4526
  { 432,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo126, -1 ,nullptr },  // Inst #432 = PseudoPICK_PH
4527
  { 433,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo126, -1 ,nullptr },  // Inst #433 = PseudoPICK_QB
4528
  { 434,  1,  0,  4,  380,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr },  // Inst #434 = PseudoReturn
4529
  { 435,  1,  0,  4,  21, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL, nullptr, nullptr, OperandInfo81, -1 ,nullptr },  // Inst #435 = PseudoReturn64
4530
  { 436,  3,  1,  4,  466,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #436 = PseudoSDIV
4531
  { 437,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo127, -1 ,nullptr },  // Inst #437 = PseudoSELECTFP_F_D32
4532
  { 438,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo128, -1 ,nullptr },  // Inst #438 = PseudoSELECTFP_F_D64
4533
  { 439,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo129, -1 ,nullptr },  // Inst #439 = PseudoSELECTFP_F_I
4534
  { 440,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo130, -1 ,nullptr },  // Inst #440 = PseudoSELECTFP_F_I64
4535
  { 441,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo131, -1 ,nullptr },  // Inst #441 = PseudoSELECTFP_F_S
4536
  { 442,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo127, -1 ,nullptr },  // Inst #442 = PseudoSELECTFP_T_D32
4537
  { 443,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo128, -1 ,nullptr },  // Inst #443 = PseudoSELECTFP_T_D64
4538
  { 444,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo129, -1 ,nullptr },  // Inst #444 = PseudoSELECTFP_T_I
4539
  { 445,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo130, -1 ,nullptr },  // Inst #445 = PseudoSELECTFP_T_I64
4540
  { 446,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo131, -1 ,nullptr },  // Inst #446 = PseudoSELECTFP_T_S
4541
  { 447,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo132, -1 ,nullptr },  // Inst #447 = PseudoSELECT_D32
4542
  { 448,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo133, -1 ,nullptr },  // Inst #448 = PseudoSELECT_D64
4543
  { 449,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo134, -1 ,nullptr },  // Inst #449 = PseudoSELECT_I
4544
  { 450,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo135, -1 ,nullptr },  // Inst #450 = PseudoSELECT_I64
4545
  { 451,  4,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo136, -1 ,nullptr },  // Inst #451 = PseudoSELECT_S
4546
  { 452,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo137, -1 ,nullptr },  // Inst #452 = PseudoTRUNC_W_D
4547
  { 453,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo138, -1 ,nullptr },  // Inst #453 = PseudoTRUNC_W_D32
4548
  { 454,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo139, -1 ,nullptr },  // Inst #454 = PseudoTRUNC_W_S
4549
  { 455,  3,  1,  4,  467,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #455 = PseudoUDIV
4550
  { 456,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #456 = ROL
4551
  { 457,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr },  // Inst #457 = ROLImm
4552
  { 458,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #458 = ROR
4553
  { 459,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr },  // Inst #459 = RORImm
4554
  { 460,  0,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x10ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #460 = RetRA
4555
  { 461,  0,  0,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #461 = RetRA16
4556
  { 462,  3,  1,  4,  22, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #462 = SDIV_MM_Pseudo
4557
  { 463,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo82, -1 ,nullptr },  // Inst #463 = SDMacro
4558
  { 464,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr },  // Inst #464 = SDivIMacro
4559
  { 465,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo140, -1 ,nullptr },  // Inst #465 = SDivMacro
4560
  { 466,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr },  // Inst #466 = SEQIMacro
4561
  { 467,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #467 = SEQMacro
4562
  { 468,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo56, -1 ,nullptr },  // Inst #468 = SLTImm64
4563
  { 469,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo56, -1 ,nullptr },  // Inst #469 = SLTUImm64
4564
  { 470,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo141, -1 ,nullptr },  // Inst #470 = SNZ_B_PSEUDO
4565
  { 471,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo142, -1 ,nullptr },  // Inst #471 = SNZ_D_PSEUDO
4566
  { 472,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo143, -1 ,nullptr },  // Inst #472 = SNZ_H_PSEUDO
4567
  { 473,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo141, -1 ,nullptr },  // Inst #473 = SNZ_V_PSEUDO
4568
  { 474,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo144, -1 ,nullptr },  // Inst #474 = SNZ_W_PSEUDO
4569
  { 475,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr },  // Inst #475 = SRemIMacro
4570
  { 476,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #476 = SRemMacro
4571
  { 477,  3,  0,  4,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #477 = STORE_ACC128
4572
  { 478,  3,  0,  4,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #478 = STORE_ACC64
4573
  { 479,  3,  0,  4,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo86, -1 ,nullptr },  // Inst #479 = STORE_ACC64DSP
4574
  { 480,  3,  0,  4,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo87, -1 ,nullptr },  // Inst #480 = STORE_CCOND_DSP
4575
  { 481,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo83, -1 ,nullptr },  // Inst #481 = ST_F16
4576
  { 482,  3,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo94, -1 ,nullptr },  // Inst #482 = SWM_MM
4577
  { 483,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo141, -1 ,nullptr },  // Inst #483 = SZ_B_PSEUDO
4578
  { 484,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo142, -1 ,nullptr },  // Inst #484 = SZ_D_PSEUDO
4579
  { 485,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo143, -1 ,nullptr },  // Inst #485 = SZ_H_PSEUDO
4580
  { 486,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo141, -1 ,nullptr },  // Inst #486 = SZ_V_PSEUDO
4581
  { 487,  2,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo144, -1 ,nullptr },  // Inst #487 = SZ_W_PSEUDO
4582
  { 488,  4,  1,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo145, -1 ,nullptr },  // Inst #488 = SelBeqZ
4583
  { 489,  4,  1,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo145, -1 ,nullptr },  // Inst #489 = SelBneZ
4584
  { 490,  5,  1,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo146, -1 ,nullptr },  // Inst #490 = SelTBteqZCmp
4585
  { 491,  5,  1,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo147, -1 ,nullptr },  // Inst #491 = SelTBteqZCmpi
4586
  { 492,  5,  1,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo146, -1 ,nullptr },  // Inst #492 = SelTBteqZSlt
4587
  { 493,  5,  1,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo147, -1 ,nullptr },  // Inst #493 = SelTBteqZSlti
4588
  { 494,  5,  1,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo147, -1 ,nullptr },  // Inst #494 = SelTBteqZSltiu
4589
  { 495,  5,  1,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo146, -1 ,nullptr },  // Inst #495 = SelTBteqZSltu
4590
  { 496,  5,  1,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo146, -1 ,nullptr },  // Inst #496 = SelTBtneZCmp
4591
  { 497,  5,  1,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo147, -1 ,nullptr },  // Inst #497 = SelTBtneZCmpi
4592
  { 498,  5,  1,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo146, -1 ,nullptr },  // Inst #498 = SelTBtneZSlt
4593
  { 499,  5,  1,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo147, -1 ,nullptr },  // Inst #499 = SelTBtneZSlti
4594
  { 500,  5,  1,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo147, -1 ,nullptr },  // Inst #500 = SelTBtneZSltiu
4595
  { 501,  5,  1,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo146, -1 ,nullptr },  // Inst #501 = SelTBtneZSltu
4596
  { 502,  3,  1,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo115, -1 ,nullptr },  // Inst #502 = SltCCRxRy16
4597
  { 503,  3,  1,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo148, -1 ,nullptr },  // Inst #503 = SltiCCRxImmX16
4598
  { 504,  3,  1,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo148, -1 ,nullptr },  // Inst #504 = SltiuCCRxImmX16
4599
  { 505,  3,  1,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo115, -1 ,nullptr },  // Inst #505 = SltuCCRxRy16
4600
  { 506,  3,  1,  2,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList7, OperandInfo115, -1 ,nullptr },  // Inst #506 = SltuRxRyRz16
4601
  { 507,  1,  0,  4,  376,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL, nullptr, ImplicitList2, OperandInfo2, -1 ,nullptr },  // Inst #507 = TAILCALL
4602
  { 508,  1,  0,  4,  25, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL, nullptr, ImplicitList2, OperandInfo81, -1 ,nullptr },  // Inst #508 = TAILCALL64R6REG
4603
  { 509,  1,  0,  4,  25, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL, nullptr, ImplicitList2, OperandInfo81, -1 ,nullptr },  // Inst #509 = TAILCALLHB64R6REG
4604
  { 510,  1,  0,  4,  25, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL, nullptr, ImplicitList2, OperandInfo44, -1 ,nullptr },  // Inst #510 = TAILCALLHBR6REG
4605
  { 511,  1,  0,  4,  25, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL, nullptr, ImplicitList2, OperandInfo44, -1 ,nullptr },  // Inst #511 = TAILCALLR6REG
4606
  { 512,  1,  0,  4,  377,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL, nullptr, ImplicitList2, OperandInfo44, -1 ,nullptr },  // Inst #512 = TAILCALLREG
4607
  { 513,  1,  0,  4,  25, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL, nullptr, ImplicitList2, OperandInfo81, -1 ,nullptr },  // Inst #513 = TAILCALLREG64
4608
  { 514,  1,  0,  4,  377,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL, nullptr, ImplicitList2, OperandInfo44, -1 ,nullptr },  // Inst #514 = TAILCALLREGHB
4609
  { 515,  1,  0,  4,  25, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL, nullptr, ImplicitList2, OperandInfo81, -1 ,nullptr },  // Inst #515 = TAILCALLREGHB64
4610
  { 516,  1,  0,  4,  25, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL, nullptr, ImplicitList2, OperandInfo44, -1 ,nullptr },  // Inst #516 = TAILCALLREG_MM
4611
  { 517,  1,  0,  4,  25, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL, nullptr, ImplicitList2, OperandInfo44, -1 ,nullptr },  // Inst #517 = TAILCALLREG_MMR6
4612
  { 518,  1,  0,  4,  24, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL, nullptr, ImplicitList2, OperandInfo2, -1 ,nullptr },  // Inst #518 = TAILCALL_MM
4613
  { 519,  1,  0,  4,  24, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x10ULL, nullptr, ImplicitList2, OperandInfo2, -1 ,nullptr },  // Inst #519 = TAILCALL_MMR6
4614
  { 520,  0,  0,  4,  395,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #520 = TRAP
4615
  { 521,  0,  0,  4,  26, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x10ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #521 = TRAP_MM
4616
  { 522,  3,  1,  4,  23, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #522 = UDIV_MM_Pseudo
4617
  { 523,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr },  // Inst #523 = UDivIMacro
4618
  { 524,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #524 = UDivMacro
4619
  { 525,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr },  // Inst #525 = URemIMacro
4620
  { 526,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #526 = URemMacro
4621
  { 527,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo82, -1 ,nullptr },  // Inst #527 = Ulh
4622
  { 528,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo82, -1 ,nullptr },  // Inst #528 = Ulhu
4623
  { 529,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo82, -1 ,nullptr },  // Inst #529 = Ulw
4624
  { 530,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo82, -1 ,nullptr },  // Inst #530 = Ush
4625
  { 531,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo82, -1 ,nullptr },  // Inst #531 = Usw
4626
  { 532,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #532 = XOR_V_D_PSEUDO
4627
  { 533,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #533 = XOR_V_H_PSEUDO
4628
  { 534,  3,  1,  4,  1,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #534 = XOR_V_W_PSEUDO
4629
  { 535,  2,  1,  4,  704,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, ImplicitList8, OperandInfo149, -1 ,nullptr },  // Inst #535 = ABSQ_S_PH
4630
  { 536,  2,  1,  4,  851,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, ImplicitList8, OperandInfo149, -1 ,nullptr },  // Inst #536 = ABSQ_S_PH_MM
4631
  { 537,  2,  1,  4,  805,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, ImplicitList8, OperandInfo149, -1 ,nullptr },  // Inst #537 = ABSQ_S_QB
4632
  { 538,  2,  1,  4,  968,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, ImplicitList8, OperandInfo149, -1 ,nullptr },  // Inst #538 = ABSQ_S_QB_MMR2
4633
  { 539,  2,  1,  4,  705,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, ImplicitList8, OperandInfo31, -1 ,nullptr },  // Inst #539 = ABSQ_S_W
4634
  { 540,  2,  1,  4,  852,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, ImplicitList8, OperandInfo31, -1 ,nullptr },  // Inst #540 = ABSQ_S_W_MM
4635
  { 541,  3,  1,  4,  478,  0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #541 = ADD
4636
  { 542,  2,  1,  4,  28, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, nullptr, OperandInfo98, -1 ,nullptr },  // Inst #542 = ADDIUPC
4637
  { 543,  2,  1,  4,  29, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo150, -1 ,nullptr },  // Inst #543 = ADDIUPC_MM
4638
  { 544,  2,  1,  4,  28, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, nullptr, OperandInfo98, -1 ,nullptr },  // Inst #544 = ADDIUPC_MMR6
4639
  { 545,  2,  1,  2,  29, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo150, -1 ,nullptr },  // Inst #545 = ADDIUR1SP_MM
4640
  { 546,  3,  1,  2,  29, 0|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo151, -1 ,nullptr },  // Inst #546 = ADDIUR2_MM
4641
  { 547,  3,  1,  2,  29, 0, 0x0ULL, nullptr, nullptr, OperandInfo152, -1 ,nullptr },  // Inst #547 = ADDIUS5_MM
4642
  { 548,  1,  0,  2,  29, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #548 = ADDIUSP_MM
4643
  { 549,  3,  1,  4,  29, 0|(1ULL<<MCID::Rematerializable), 0x2ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr },  // Inst #549 = ADDIU_MMR6
4644
  { 550,  3,  1,  4,  806,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo153, -1 ,nullptr },  // Inst #550 = ADDQH_PH
4645
  { 551,  3,  1,  4,  969,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo153, -1 ,nullptr },  // Inst #551 = ADDQH_PH_MMR2
4646
  { 552,  3,  1,  4,  807,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo153, -1 ,nullptr },  // Inst #552 = ADDQH_R_PH
4647
  { 553,  3,  1,  4,  970,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo153, -1 ,nullptr },  // Inst #553 = ADDQH_R_PH_MMR2
4648
  { 554,  3,  1,  4,  808,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #554 = ADDQH_R_W
4649
  { 555,  3,  1,  4,  971,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #555 = ADDQH_R_W_MMR2
4650
  { 556,  3,  1,  4,  809,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #556 = ADDQH_W
4651
  { 557,  3,  1,  4,  972,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #557 = ADDQH_W_MMR2
4652
  { 558,  3,  1,  4,  706,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, ImplicitList8, OperandInfo153, -1 ,nullptr },  // Inst #558 = ADDQ_PH
4653
  { 559,  3,  1,  4,  853,  0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, ImplicitList8, OperandInfo153, -1 ,nullptr },  // Inst #559 = ADDQ_PH_MM
4654
  { 560,  3,  1,  4,  707,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, ImplicitList8, OperandInfo153, -1 ,nullptr },  // Inst #560 = ADDQ_S_PH
4655
  { 561,  3,  1,  4,  854,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, ImplicitList8, OperandInfo153, -1 ,nullptr },  // Inst #561 = ADDQ_S_PH_MM
4656
  { 562,  3,  1,  4,  708,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, ImplicitList8, OperandInfo58, -1 ,nullptr },  // Inst #562 = ADDQ_S_W
4657
  { 563,  3,  1,  4,  855,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, ImplicitList8, OperandInfo58, -1 ,nullptr },  // Inst #563 = ADDQ_S_W_MM
4658
  { 564,  3,  1,  4,  709,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, ImplicitList9, OperandInfo58, -1 ,nullptr },  // Inst #564 = ADDSC
4659
  { 565,  3,  1,  4,  856,  0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, ImplicitList9, OperandInfo58, -1 ,nullptr },  // Inst #565 = ADDSC_MM
4660
  { 566,  3,  1,  4,  520,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo154, -1 ,nullptr },  // Inst #566 = ADDS_A_B
4661
  { 567,  3,  1,  4,  520,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #567 = ADDS_A_D
4662
  { 568,  3,  1,  4,  520,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #568 = ADDS_A_H
4663
  { 569,  3,  1,  4,  520,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #569 = ADDS_A_W
4664
  { 570,  3,  1,  4,  520,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo154, -1 ,nullptr },  // Inst #570 = ADDS_S_B
4665
  { 571,  3,  1,  4,  520,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #571 = ADDS_S_D
4666
  { 572,  3,  1,  4,  520,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #572 = ADDS_S_H
4667
  { 573,  3,  1,  4,  520,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #573 = ADDS_S_W
4668
  { 574,  3,  1,  4,  520,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo154, -1 ,nullptr },  // Inst #574 = ADDS_U_B
4669
  { 575,  3,  1,  4,  520,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #575 = ADDS_U_D
4670
  { 576,  3,  1,  4,  520,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #576 = ADDS_U_H
4671
  { 577,  3,  1,  4,  520,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #577 = ADDS_U_W
4672
  { 578,  3,  1,  2,  30, 0|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo155, -1 ,nullptr },  // Inst #578 = ADDU16_MM
4673
  { 579,  3,  1,  2,  30, 0|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo155, -1 ,nullptr },  // Inst #579 = ADDU16_MMR6
4674
  { 580,  3,  1,  4,  810,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo153, -1 ,nullptr },  // Inst #580 = ADDUH_QB
4675
  { 581,  3,  1,  4,  973,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo153, -1 ,nullptr },  // Inst #581 = ADDUH_QB_MMR2
4676
  { 582,  3,  1,  4,  811,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo153, -1 ,nullptr },  // Inst #582 = ADDUH_R_QB
4677
  { 583,  3,  1,  4,  974,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo153, -1 ,nullptr },  // Inst #583 = ADDUH_R_QB_MMR2
4678
  { 584,  3,  1,  4,  30, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #584 = ADDU_MMR6
4679
  { 585,  3,  1,  4,  812,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, ImplicitList8, OperandInfo153, -1 ,nullptr },  // Inst #585 = ADDU_PH
4680
  { 586,  3,  1,  4,  975,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, ImplicitList8, OperandInfo153, -1 ,nullptr },  // Inst #586 = ADDU_PH_MMR2
4681
  { 587,  3,  1,  4,  710,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, ImplicitList8, OperandInfo153, -1 ,nullptr },  // Inst #587 = ADDU_QB
4682
  { 588,  3,  1,  4,  857,  0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, ImplicitList8, OperandInfo153, -1 ,nullptr },  // Inst #588 = ADDU_QB_MM
4683
  { 589,  3,  1,  4,  813,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, ImplicitList8, OperandInfo153, -1 ,nullptr },  // Inst #589 = ADDU_S_PH
4684
  { 590,  3,  1,  4,  976,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, ImplicitList8, OperandInfo153, -1 ,nullptr },  // Inst #590 = ADDU_S_PH_MMR2
4685
  { 591,  3,  1,  4,  711,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, ImplicitList8, OperandInfo153, -1 ,nullptr },  // Inst #591 = ADDU_S_QB
4686
  { 592,  3,  1,  4,  858,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, ImplicitList8, OperandInfo153, -1 ,nullptr },  // Inst #592 = ADDU_S_QB_MM
4687
  { 593,  3,  1,  4,  521,  0, 0x6ULL, nullptr, nullptr, OperandInfo156, -1 ,nullptr },  // Inst #593 = ADDVI_B
4688
  { 594,  3,  1,  4,  521,  0, 0x6ULL, nullptr, nullptr, OperandInfo157, -1 ,nullptr },  // Inst #594 = ADDVI_D
4689
  { 595,  3,  1,  4,  521,  0, 0x6ULL, nullptr, nullptr, OperandInfo158, -1 ,nullptr },  // Inst #595 = ADDVI_H
4690
  { 596,  3,  1,  4,  521,  0, 0x6ULL, nullptr, nullptr, OperandInfo159, -1 ,nullptr },  // Inst #596 = ADDVI_W
4691
  { 597,  3,  1,  4,  521,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo154, -1 ,nullptr },  // Inst #597 = ADDV_B
4692
  { 598,  3,  1,  4,  521,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #598 = ADDV_D
4693
  { 599,  3,  1,  4,  521,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #599 = ADDV_H
4694
  { 600,  3,  1,  4,  521,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #600 = ADDV_W
4695
  { 601,  3,  1,  4,  712,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, ImplicitList9, ImplicitList8, OperandInfo58, -1 ,nullptr },  // Inst #601 = ADDWC
4696
  { 602,  3,  1,  4,  859,  0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, ImplicitList9, ImplicitList8, OperandInfo58, -1 ,nullptr },  // Inst #602 = ADDWC_MM
4697
  { 603,  3,  1,  4,  519,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo154, -1 ,nullptr },  // Inst #603 = ADD_A_B
4698
  { 604,  3,  1,  4,  519,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #604 = ADD_A_D
4699
  { 605,  3,  1,  4,  519,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #605 = ADD_A_H
4700
  { 606,  3,  1,  4,  519,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #606 = ADD_A_W
4701
  { 607,  3,  1,  4,  27, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #607 = ADD_MM
4702
  { 608,  3,  1,  4,  27, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x1ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #608 = ADD_MMR6
4703
  { 609,  3,  1,  4,  479,  0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr },  // Inst #609 = ADDi
4704
  { 610,  3,  1,  4,  31, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr },  // Inst #610 = ADDi_MM
4705
  { 611,  3,  1,  4,  480,  0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x2ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr },  // Inst #611 = ADDiu
4706
  { 612,  3,  1,  4,  29, 0|(1ULL<<MCID::Rematerializable), 0x2ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr },  // Inst #612 = ADDiu_MM
4707
  { 613,  3,  1,  4,  491,  0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #613 = ADDu
4708
  { 614,  3,  1,  4,  30, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #614 = ADDu_MM
4709
  { 615,  4,  1,  4,  32, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, nullptr, OperandInfo160, -1 ,nullptr },  // Inst #615 = ALIGN
4710
  { 616,  4,  1,  4,  32, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, nullptr, OperandInfo160, -1 ,nullptr },  // Inst #616 = ALIGN_MMR6
4711
  { 617,  2,  1,  4,  33, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, nullptr, OperandInfo98, -1 ,nullptr },  // Inst #617 = ALUIPC
4712
  { 618,  2,  1,  4,  33, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, nullptr, OperandInfo98, -1 ,nullptr },  // Inst #618 = ALUIPC_MMR6
4713
  { 619,  3,  1,  4,  359,  0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #619 = AND
4714
  { 620,  3,  1,  2,  34, 0|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo161, -1 ,nullptr },  // Inst #620 = AND16_MM
4715
  { 621,  3,  1,  2,  34, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo161, -1 ,nullptr },  // Inst #621 = AND16_MMR6
4716
  { 622,  3,  1,  4,  34, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr },  // Inst #622 = AND64
4717
  { 623,  3,  1,  2,  34, 0, 0x0ULL, nullptr, nullptr, OperandInfo151, -1 ,nullptr },  // Inst #623 = ANDI16_MM
4718
  { 624,  3,  1,  2,  34, 0, 0x0ULL, nullptr, nullptr, OperandInfo151, -1 ,nullptr },  // Inst #624 = ANDI16_MMR6
4719
  { 625,  3,  1,  4,  530,  0, 0x6ULL, nullptr, nullptr, OperandInfo156, -1 ,nullptr },  // Inst #625 = ANDI_B
4720
  { 626,  3,  1,  4,  35, 0|(1ULL<<MCID::Rematerializable), 0x2ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr },  // Inst #626 = ANDI_MMR6
4721
  { 627,  3,  1,  4,  34, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #627 = AND_MM
4722
  { 628,  3,  1,  4,  34, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL, nullptr, nullptr, OperandInfo58, -1 ,nullptr },  // Inst #628 = AND_MMR6
4723
  { 629,  3,  1,  4,  529,  0, 0x6ULL, nullptr, nullptr, OperandInfo154, -1 ,nullptr },  // Inst #629 = AND_V
4724
  { 630,  3,  1,  4,  481,  0|(1ULL<<MCID::Rematerializable), 0x2ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr },  // Inst #630 = ANDi
4725
  { 631,  3,  1,  4,  34, 0|(1ULL<<MCID::Rematerializable), 0x2ULL, nullptr, nullptr, OperandInfo56, -1 ,nullptr },  // Inst #631 = ANDi64
4726
  { 632,  3,  1,  4,  35, 0|(1ULL<<MCID::Rematerializable), 0x2ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr },  // Inst #632 = ANDi_MM
4727
  { 633,  4,  1,  4,  814,  0, 0x6ULL, nullptr, nullptr, OperandInfo162, -1 ,nullptr },  // Inst #633 = APPEND
4728
  { 634,  4,  1,  4,  977,  0, 0x6ULL, nullptr, nullptr, OperandInfo162, -1 ,nullptr },  // Inst #634 = APPEND_MMR2
4729
  { 635,  3,  1,  4,  522,  0, 0x6ULL, nullptr, nullptr, OperandInfo154, -1 ,nullptr },  // Inst #635 = ASUB_S_B
4730
  { 636,  3,  1,  4,  522,  0, 0x6ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #636 = ASUB_S_D
4731
  { 637,  3,  1,  4,  522,  0, 0x6ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #637 = ASUB_S_H
4732
  { 638,  3,  1,  4,  522,  0, 0x6ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #638 = ASUB_S_W
4733
  { 639,  3,  1,  4,  522,  0, 0x6ULL, nullptr, nullptr, OperandInfo154, -1 ,nullptr },  // Inst #639 = ASUB_U_B
4734
  { 640,  3,  1,  4,  522,  0, 0x6ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #640 = ASUB_U_D
4735
  { 641,  3,  1,  4,  522,  0, 0x6ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #641 = ASUB_U_H
4736
  { 642,  3,  1,  4,  522,  0, 0x6ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #642 = ASUB_U_W
4737
  { 643,  3,  1,  4,  36, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr },  // Inst #643 = AUI
4738
  { 644,  2,  1,  4,  37, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, nullptr, OperandInfo98, -1 ,nullptr },  // Inst #644 = AUIPC
4739
  { 645,  2,  1,  4,  37, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, nullptr, OperandInfo98, -1 ,nullptr },  // Inst #645 = AUIPC_MMR6
4740
  { 646,  3,  1,  4,  36, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, nullptr, OperandInfo59, -1 ,nullptr },  // Inst #646 = AUI_MMR6
4741
  { 647,  3,  1,  4,  523,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo154, -1 ,nullptr },  // Inst #647 = AVER_S_B
4742
  { 648,  3,  1,  4,  523,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #648 = AVER_S_D
4743
  { 649,  3,  1,  4,  523,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #649 = AVER_S_H
4744
  { 650,  3,  1,  4,  523,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #650 = AVER_S_W
4745
  { 651,  3,  1,  4,  523,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo154, -1 ,nullptr },  // Inst #651 = AVER_U_B
4746
  { 652,  3,  1,  4,  523,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #652 = AVER_U_D
4747
  { 653,  3,  1,  4,  523,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #653 = AVER_U_H
4748
  { 654,  3,  1,  4,  523,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #654 = AVER_U_W
4749
  { 655,  3,  1,  4,  523,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo154, -1 ,nullptr },  // Inst #655 = AVE_S_B
4750
  { 656,  3,  1,  4,  523,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #656 = AVE_S_D
4751
  { 657,  3,  1,  4,  523,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #657 = AVE_S_H
4752
  { 658,  3,  1,  4,  523,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #658 = AVE_S_W
4753
  { 659,  3,  1,  4,  523,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo154, -1 ,nullptr },  // Inst #659 = AVE_U_B
4754
  { 660,  3,  1,  4,  523,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #660 = AVE_U_D
4755
  { 661,  3,  1,  4,  523,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #661 = AVE_U_H
4756
  { 662,  3,  1,  4,  523,  0|(1ULL<<MCID::Commutable), 0x6ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #662 = AVE_U_W
4757
  { 663,  2,  1,  4,  38, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo163, -1 ,nullptr },  // Inst #663 = AddiuRxImmX16
4758
  { 664,  2,  1,  4,  38, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo163, -1 ,nullptr },  // Inst #664 = AddiuRxPcImmX16
4759
  { 665,  3,  1,  2,  38, 0|(1ULL<<MCID::Rematerializable), 0x0ULL, nullptr, nullptr, OperandInfo164, -1 ,nullptr },  // Inst #665 = AddiuRxRxImm16
4760
  { 666,  3,  1,  4,  38, 0|(1ULL<<MCID::Rematerializable), 0x0ULL, nullptr, nullptr, OperandInfo164, -1 ,nullptr },  // Inst #666 = AddiuRxRxImmX16
4761
  { 667,  3,  1,  4,  38, 0, 0x0ULL, nullptr, nullptr, OperandInfo165, -1 ,nullptr },  // Inst #667 = AddiuRxRyOffMemX16
4762
  { 668,  1,  0,  2,  38, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo2, -1 ,nullptr },  // Inst #668 = AddiuSpImm16
4763
  { 669,  1,  0,  4,  38, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList1, ImplicitList1, OperandInfo2, -1 ,nullptr },  // Inst #669 = AddiuSpImmX16
4764
  { 670,  3,  1,  2,  38, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x0ULL, nullptr, nullptr, OperandInfo115, -1 ,nullptr },  // Inst #670 = AdduRxRyRz16
4765
  { 671,  3,  1,  2,  38, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x0ULL, nullptr, nullptr, OperandInfo166, -1 ,nullptr },  // Inst #671 = AndRxRxRy16
4766
  { 672,  1,  0,  2,  2,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList2, OperandInfo41, -1 ,nullptr },  // Inst #672 = B16_MM
4767
  { 673,  3,  1,  4,  39, 0|(1ULL<<MCID::Commutable)|(1ULL<<MCID::Rematerializable), 0x1ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr },  // Inst #673 = BADDu
4768
  { 674,  1,  0,  4,  368,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL, nullptr, ImplicitList3, OperandInfo41, -1 ,nullptr },  // Inst #674 = BAL
4769
  { 675,  1,  0,  4,  41, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL, nullptr, ImplicitList3, OperandInfo41, -1 ,nullptr },  // Inst #675 = BALC
4770
  { 676,  1,  0,  4,  41, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL, nullptr, ImplicitList3, OperandInfo41, -1 ,nullptr },  // Inst #676 = BALC_MMR6
4771
  { 677,  4,  1,  4,  815,  0, 0x6ULL, nullptr, nullptr, OperandInfo162, -1 ,nullptr },  // Inst #677 = BALIGN
4772
  { 678,  4,  1,  4,  978,  0, 0x6ULL, nullptr, nullptr, OperandInfo162, -1 ,nullptr },  // Inst #678 = BALIGN_MMR2
4773
  { 679,  3,  0,  4,  42, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x2ULL, nullptr, ImplicitList2, OperandInfo167, -1 ,nullptr },  // Inst #679 = BBIT0
4774
  { 680,  3,  0,  4,  42, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x2ULL, nullptr, ImplicitList2, OperandInfo167, -1 ,nullptr },  // Inst #680 = BBIT032
4775
  { 681,  3,  0,  4,  42, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x2ULL, nullptr, ImplicitList2, OperandInfo167, -1 ,nullptr },  // Inst #681 = BBIT1
4776
  { 682,  3,  0,  4,  42, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x2ULL, nullptr, ImplicitList2, OperandInfo167, -1 ,nullptr },  // Inst #682 = BBIT132
4777
  { 683,  1,  0,  4,  40, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL, nullptr, nullptr, OperandInfo41, -1 ,nullptr },  // Inst #683 = BC
4778
  { 684,  1,  0,  2,  40, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList2, OperandInfo41, -1 ,nullptr },  // Inst #684 = BC16_MMR6
4779
  { 685,  2,  0,  4,  43, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL, nullptr, nullptr, OperandInfo168, -1 ,nullptr },  // Inst #685 = BC1EQZ
4780
  { 686,  2,  0,  4,  43, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL, nullptr, ImplicitList2, OperandInfo168, -1 ,nullptr },  // Inst #686 = BC1EQZC_MMR6
4781
  { 687,  2,  0,  4,  663,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x85ULL, nullptr, ImplicitList2, OperandInfo169, -1 ,nullptr },  // Inst #687 = BC1F
4782
  { 688,  2,  0,  4,  664,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x85ULL, nullptr, ImplicitList2, OperandInfo169, -1 ,nullptr },  // Inst #688 = BC1FL
4783
  { 689,  2,  0,  4,  44, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x85ULL, nullptr, ImplicitList2, OperandInfo169, -1 ,nullptr },  // Inst #689 = BC1F_MM
4784
  { 690,  2,  0,  4,  43, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL, nullptr, nullptr, OperandInfo168, -1 ,nullptr },  // Inst #690 = BC1NEZ
4785
  { 691,  2,  0,  4,  43, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL, nullptr, ImplicitList2, OperandInfo168, -1 ,nullptr },  // Inst #691 = BC1NEZC_MMR6
4786
  { 692,  2,  0,  4,  665,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x85ULL, nullptr, ImplicitList2, OperandInfo169, -1 ,nullptr },  // Inst #692 = BC1T
4787
  { 693,  2,  0,  4,  666,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x85ULL, nullptr, ImplicitList2, OperandInfo169, -1 ,nullptr },  // Inst #693 = BC1TL
4788
  { 694,  2,  0,  4,  46, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x85ULL, nullptr, ImplicitList2, OperandInfo169, -1 ,nullptr },  // Inst #694 = BC1T_MM
4789
  { 695,  2,  0,  4,  48, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL, nullptr, nullptr, OperandInfo170, -1 ,nullptr },  // Inst #695 = BC2EQZ
4790
  { 696,  2,  0,  4,  48, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL, nullptr, ImplicitList2, OperandInfo170, -1 ,nullptr },  // Inst #696 = BC2EQZC_MMR6
4791
  { 697,  2,  0,  4,  48, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL, nullptr, nullptr, OperandInfo170, -1 ,nullptr },  // Inst #697 = BC2NEZ
4792
  { 698,  2,  0,  4,  48, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL, nullptr, ImplicitList2, OperandInfo170, -1 ,nullptr },  // Inst #698 = BC2NEZC_MMR6
4793
  { 699,  3,  1,  4,  503,  0, 0x6ULL, nullptr, nullptr, OperandInfo156, -1 ,nullptr },  // Inst #699 = BCLRI_B
4794
  { 700,  3,  1,  4,  503,  0, 0x6ULL, nullptr, nullptr, OperandInfo157, -1 ,nullptr },  // Inst #700 = BCLRI_D
4795
  { 701,  3,  1,  4,  503,  0, 0x6ULL, nullptr, nullptr, OperandInfo158, -1 ,nullptr },  // Inst #701 = BCLRI_H
4796
  { 702,  3,  1,  4,  503,  0, 0x6ULL, nullptr, nullptr, OperandInfo159, -1 ,nullptr },  // Inst #702 = BCLRI_W
4797
  { 703,  3,  1,  4,  503,  0, 0x6ULL, nullptr, nullptr, OperandInfo154, -1 ,nullptr },  // Inst #703 = BCLR_B
4798
  { 704,  3,  1,  4,  503,  0, 0x6ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #704 = BCLR_D
4799
  { 705,  3,  1,  4,  503,  0, 0x6ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #705 = BCLR_H
4800
  { 706,  3,  1,  4,  503,  0, 0x6ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #706 = BCLR_W
4801
  { 707,  1,  0,  4,  40, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x16ULL, nullptr, nullptr, OperandInfo41, -1 ,nullptr },  // Inst #707 = BC_MMR6
4802
  { 708,  3,  0,  4,  370,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL, nullptr, ImplicitList2, OperandInfo43, -1 ,nullptr },  // Inst #708 = BEQ
4803
  { 709,  3,  0,  4,  49, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL, nullptr, ImplicitList2, OperandInfo90, -1 ,nullptr },  // Inst #709 = BEQ64
4804
  { 710,  3,  0,  4,  50, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL, nullptr, ImplicitList2, OperandInfo43, -1 ,nullptr },  // Inst #710 = BEQC
4805
  { 711,  3,  0,  4,  50, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL, nullptr, ImplicitList2, OperandInfo90, -1 ,nullptr },  // Inst #711 = BEQC64
4806
  { 712,  3,  0,  4,  50, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL, nullptr, ImplicitList2, OperandInfo43, -1 ,nullptr },  // Inst #712 = BEQC_MMR6
4807
  { 713,  3,  0,  4,  370,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL, nullptr, ImplicitList2, OperandInfo43, -1 ,nullptr },  // Inst #713 = BEQL
4808
  { 714,  2,  0,  2,  51, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList2, OperandInfo171, -1 ,nullptr },  // Inst #714 = BEQZ16_MM
4809
  { 715,  2,  0,  4,  52, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL, nullptr, ImplicitList3, OperandInfo92, -1 ,nullptr },  // Inst #715 = BEQZALC
4810
  { 716,  2,  0,  4,  52, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL, nullptr, ImplicitList3, OperandInfo92, -1 ,nullptr },  // Inst #716 = BEQZALC_MMR6
4811
  { 717,  2,  0,  4,  52, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL, nullptr, ImplicitList2, OperandInfo92, -1 ,nullptr },  // Inst #717 = BEQZC
4812
  { 718,  2,  0,  2,  51, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList2, OperandInfo171, -1 ,nullptr },  // Inst #718 = BEQZC16_MMR6
4813
  { 719,  2,  0,  4,  52, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL, nullptr, ImplicitList2, OperandInfo93, -1 ,nullptr },  // Inst #719 = BEQZC64
4814
  { 720,  2,  0,  4,  52, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, ImplicitList2, OperandInfo92, -1 ,nullptr },  // Inst #720 = BEQZC_MM
4815
  { 721,  2,  0,  4,  52, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x36ULL, nullptr, ImplicitList2, OperandInfo92, -1 ,nullptr },  // Inst #721 = BEQZC_MMR6
4816
  { 722,  3,  0,  4,  49, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL, nullptr, ImplicitList2, OperandInfo43, -1 ,nullptr },  // Inst #722 = BEQ_MM
4817
  { 723,  3,  0,  4,  50, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL, nullptr, ImplicitList2, OperandInfo43, -1 ,nullptr },  // Inst #723 = BGEC
4818
  { 724,  3,  0,  4,  50, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL, nullptr, ImplicitList2, OperandInfo90, -1 ,nullptr },  // Inst #724 = BGEC64
4819
  { 725,  3,  0,  4,  50, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL, nullptr, ImplicitList2, OperandInfo43, -1 ,nullptr },  // Inst #725 = BGEC_MMR6
4820
  { 726,  3,  0,  4,  50, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL, nullptr, ImplicitList2, OperandInfo43, -1 ,nullptr },  // Inst #726 = BGEUC
4821
  { 727,  3,  0,  4,  50, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL, nullptr, ImplicitList2, OperandInfo90, -1 ,nullptr },  // Inst #727 = BGEUC64
4822
  { 728,  3,  0,  4,  50, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL, nullptr, ImplicitList2, OperandInfo43, -1 ,nullptr },  // Inst #728 = BGEUC_MMR6
4823
  { 729,  2,  0,  4,  371,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL, nullptr, ImplicitList2, OperandInfo92, -1 ,nullptr },  // Inst #729 = BGEZ
4824
  { 730,  2,  0,  4,  51, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL, nullptr, ImplicitList2, OperandInfo93, -1 ,nullptr },  // Inst #730 = BGEZ64
4825
  { 731,  2,  0,  4,  369,  0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL, nullptr, ImplicitList3, OperandInfo92, -1 ,nullptr },  // Inst #731 = BGEZAL
4826
  { 732,  2,  0,  4,  52, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL, nullptr, ImplicitList3, OperandInfo92, -1 ,nullptr },  // Inst #732 = BGEZALC
4827
  { 733,  2,  0,  4,  52, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL, nullptr, ImplicitList3, OperandInfo92, -1 ,nullptr },  // Inst #733 = BGEZALC_MMR6
4828
  { 734,  2,  0,  4,  369,  0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL, nullptr, ImplicitList3, OperandInfo92, -1 ,nullptr },  // Inst #734 = BGEZALL
4829
  { 735,  2,  0,  4,  53, 0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, ImplicitList3, OperandInfo92, -1 ,nullptr },  // Inst #735 = BGEZALS_MM
4830
  { 736,  2,  0,  4,  3,  0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL, nullptr, ImplicitList3, OperandInfo92, -1 ,nullptr },  // Inst #736 = BGEZAL_MM
4831
  { 737,  2,  0,  4,  52, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL, nullptr, ImplicitList2, OperandInfo92, -1 ,nullptr },  // Inst #737 = BGEZC
4832
  { 738,  2,  0,  4,  52, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL, nullptr, ImplicitList2, OperandInfo93, -1 ,nullptr },  // Inst #738 = BGEZC64
4833
  { 739,  2,  0,  4,  52, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL, nullptr, ImplicitList2, OperandInfo92, -1 ,nullptr },  // Inst #739 = BGEZC_MMR6
4834
  { 740,  2,  0,  4,  371,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL, nullptr, ImplicitList2, OperandInfo92, -1 ,nullptr },  // Inst #740 = BGEZL
4835
  { 741,  2,  0,  4,  51, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL, nullptr, ImplicitList2, OperandInfo92, -1 ,nullptr },  // Inst #741 = BGEZ_MM
4836
  { 742,  2,  0,  4,  371,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL, nullptr, ImplicitList2, OperandInfo92, -1 ,nullptr },  // Inst #742 = BGTZ
4837
  { 743,  2,  0,  4,  51, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL, nullptr, ImplicitList2, OperandInfo93, -1 ,nullptr },  // Inst #743 = BGTZ64
4838
  { 744,  2,  0,  4,  52, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL, nullptr, ImplicitList3, OperandInfo92, -1 ,nullptr },  // Inst #744 = BGTZALC
4839
  { 745,  2,  0,  4,  52, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL, nullptr, ImplicitList3, OperandInfo92, -1 ,nullptr },  // Inst #745 = BGTZALC_MMR6
4840
  { 746,  2,  0,  4,  52, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL, nullptr, ImplicitList2, OperandInfo92, -1 ,nullptr },  // Inst #746 = BGTZC
4841
  { 747,  2,  0,  4,  52, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL, nullptr, ImplicitList2, OperandInfo93, -1 ,nullptr },  // Inst #747 = BGTZC64
4842
  { 748,  2,  0,  4,  52, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL, nullptr, ImplicitList2, OperandInfo92, -1 ,nullptr },  // Inst #748 = BGTZC_MMR6
4843
  { 749,  2,  0,  4,  371,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL, nullptr, ImplicitList2, OperandInfo92, -1 ,nullptr },  // Inst #749 = BGTZL
4844
  { 750,  2,  0,  4,  51, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL, nullptr, ImplicitList2, OperandInfo92, -1 ,nullptr },  // Inst #750 = BGTZ_MM
4845
  { 751,  4,  1,  4,  498,  0, 0x6ULL, nullptr, nullptr, OperandInfo172, -1 ,nullptr },  // Inst #751 = BINSLI_B
4846
  { 752,  4,  1,  4,  498,  0, 0x6ULL, nullptr, nullptr, OperandInfo173, -1 ,nullptr },  // Inst #752 = BINSLI_D
4847
  { 753,  4,  1,  4,  498,  0, 0x6ULL, nullptr, nullptr, OperandInfo174, -1 ,nullptr },  // Inst #753 = BINSLI_H
4848
  { 754,  4,  1,  4,  498,  0, 0x6ULL, nullptr, nullptr, OperandInfo175, -1 ,nullptr },  // Inst #754 = BINSLI_W
4849
  { 755,  4,  1,  4,  498,  0, 0x6ULL, nullptr, nullptr, OperandInfo176, -1 ,nullptr },  // Inst #755 = BINSL_B
4850
  { 756,  4,  1,  4,  498,  0, 0x6ULL, nullptr, nullptr, OperandInfo45, -1 ,nullptr },  // Inst #756 = BINSL_D
4851
  { 757,  4,  1,  4,  498,  0, 0x6ULL, nullptr, nullptr, OperandInfo47, -1 ,nullptr },  // Inst #757 = BINSL_H
4852
  { 758,  4,  1,  4,  498,  0, 0x6ULL, nullptr, nullptr, OperandInfo46, -1 ,nullptr },  // Inst #758 = BINSL_W
4853
  { 759,  4,  1,  4,  499,  0, 0x6ULL, nullptr, nullptr, OperandInfo172, -1 ,nullptr },  // Inst #759 = BINSRI_B
4854
  { 760,  4,  1,  4,  499,  0, 0x6ULL, nullptr, nullptr, OperandInfo173, -1 ,nullptr },  // Inst #760 = BINSRI_D
4855
  { 761,  4,  1,  4,  499,  0, 0x6ULL, nullptr, nullptr, OperandInfo174, -1 ,nullptr },  // Inst #761 = BINSRI_H
4856
  { 762,  4,  1,  4,  499,  0, 0x6ULL, nullptr, nullptr, OperandInfo175, -1 ,nullptr },  // Inst #762 = BINSRI_W
4857
  { 763,  4,  1,  4,  499,  0, 0x6ULL, nullptr, nullptr, OperandInfo176, -1 ,nullptr },  // Inst #763 = BINSR_B
4858
  { 764,  4,  1,  4,  499,  0, 0x6ULL, nullptr, nullptr, OperandInfo45, -1 ,nullptr },  // Inst #764 = BINSR_D
4859
  { 765,  4,  1,  4,  499,  0, 0x6ULL, nullptr, nullptr, OperandInfo47, -1 ,nullptr },  // Inst #765 = BINSR_H
4860
  { 766,  4,  1,  4,  499,  0, 0x6ULL, nullptr, nullptr, OperandInfo46, -1 ,nullptr },  // Inst #766 = BINSR_W
4861
  { 767,  2,  1,  4,  713,  0, 0x6ULL, nullptr, nullptr, OperandInfo31, -1 ,nullptr },  // Inst #767 = BITREV
4862
  { 768,  2,  1,  4,  860,  0, 0x6ULL, nullptr, nullptr, OperandInfo31, -1 ,nullptr },  // Inst #768 = BITREV_MM
4863
  { 769,  2,  1,  4,  54, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, nullptr, OperandInfo31, -1 ,nullptr },  // Inst #769 = BITSWAP
4864
  { 770,  2,  1,  4,  54, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x6ULL, nullptr, nullptr, OperandInfo31, -1 ,nullptr },  // Inst #770 = BITSWAP_MMR6
4865
  { 771,  2,  0,  4,  371,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL, nullptr, ImplicitList2, OperandInfo92, -1 ,nullptr },  // Inst #771 = BLEZ
4866
  { 772,  2,  0,  4,  51, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL, nullptr, ImplicitList2, OperandInfo93, -1 ,nullptr },  // Inst #772 = BLEZ64
4867
  { 773,  2,  0,  4,  52, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL, nullptr, ImplicitList3, OperandInfo92, -1 ,nullptr },  // Inst #773 = BLEZALC
4868
  { 774,  2,  0,  4,  52, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL, nullptr, ImplicitList3, OperandInfo92, -1 ,nullptr },  // Inst #774 = BLEZALC_MMR6
4869
  { 775,  2,  0,  4,  52, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL, nullptr, ImplicitList2, OperandInfo92, -1 ,nullptr },  // Inst #775 = BLEZC
4870
  { 776,  2,  0,  4,  52, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL, nullptr, ImplicitList2, OperandInfo93, -1 ,nullptr },  // Inst #776 = BLEZC64
4871
  { 777,  2,  0,  4,  52, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL, nullptr, ImplicitList2, OperandInfo92, -1 ,nullptr },  // Inst #777 = BLEZC_MMR6
4872
  { 778,  2,  0,  4,  371,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL, nullptr, ImplicitList2, OperandInfo92, -1 ,nullptr },  // Inst #778 = BLEZL
4873
  { 779,  2,  0,  4,  51, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL, nullptr, ImplicitList2, OperandInfo92, -1 ,nullptr },  // Inst #779 = BLEZ_MM
4874
  { 780,  3,  0,  4,  50, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL, nullptr, ImplicitList2, OperandInfo43, -1 ,nullptr },  // Inst #780 = BLTC
4875
  { 781,  3,  0,  4,  50, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL, nullptr, ImplicitList2, OperandInfo90, -1 ,nullptr },  // Inst #781 = BLTC64
4876
  { 782,  3,  0,  4,  50, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL, nullptr, ImplicitList2, OperandInfo43, -1 ,nullptr },  // Inst #782 = BLTC_MMR6
4877
  { 783,  3,  0,  4,  50, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL, nullptr, ImplicitList2, OperandInfo43, -1 ,nullptr },  // Inst #783 = BLTUC
4878
  { 784,  3,  0,  4,  50, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL, nullptr, ImplicitList2, OperandInfo90, -1 ,nullptr },  // Inst #784 = BLTUC64
4879
  { 785,  3,  0,  4,  50, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL, nullptr, ImplicitList2, OperandInfo43, -1 ,nullptr },  // Inst #785 = BLTUC_MMR6
4880
  { 786,  2,  0,  4,  371,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL, nullptr, ImplicitList2, OperandInfo92, -1 ,nullptr },  // Inst #786 = BLTZ
4881
  { 787,  2,  0,  4,  51, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Terminator), 0x12ULL, nullptr, ImplicitList2, OperandInfo93, -1 ,nullptr },  // Inst #787 = BLTZ64
4882
  { 788,  2,  0,  4,  369,  0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL, nullptr, ImplicitList3, OperandInfo92, -1 ,nullptr },  // Inst #788 = BLTZAL
4883
  { 789,  2,  0,  4,  52, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL, nullptr, ImplicitList3, OperandInfo92, -1 ,nullptr },  // Inst #789 = BLTZALC
4884
  { 790,  2,  0,  4,  52, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x16ULL, nullptr, ImplicitList3, OperandInfo92, -1 ,nullptr },  // Inst #790 = BLTZALC_MMR6
4885
  { 791,  2,  0,  4,  369,  0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL, nullptr, ImplicitList3, OperandInfo92, -1 ,nullptr },  // Inst #791 = BLTZALL
4886
  { 792,  2,  0,  4,  53, 0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, ImplicitList3, OperandInfo92, -1 ,nullptr },  // Inst #792 = BLTZALS_MM
4887
  { 793,  2,  0,  4,  3,  0|(1ULL<<MCID::DelaySlot)|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x12ULL, nullptr, ImplicitList3, OperandInfo92, -1 ,nullptr },  // Inst #793 = BLTZAL_MM
4888
  { 794,  2,  0,  4,  52, 0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x36ULL, nullptr, ImplicitList2, OperandInfo92, -1 ,nullptr },  // Inst #794 = BLTZC
4889
  { 795,  2,  0,  4,  52, 0|(1ULL&