Coverage Report

Created: 2018-07-20 23:04

/Users/buildslave/jenkins/workspace/clang-stage2-coverage-R/clang-build/lib/Target/PowerPC/PPCGenInstrInfo.inc
Line
Count
Source (jump to first uncovered line)
1
/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
2
|*                                                                            *|
3
|* Target Instruction Enum Values and Descriptors                             *|
4
|*                                                                            *|
5
|* Automatically generated file, do not edit!                                 *|
6
|*                                                                            *|
7
\*===----------------------------------------------------------------------===*/
8
9
#ifdef GET_INSTRINFO_ENUM
10
#undef GET_INSTRINFO_ENUM
11
namespace llvm {
12
13
namespace PPC {
14
  enum {
15
    PHI = 0,
16
    INLINEASM = 1,
17
    CFI_INSTRUCTION = 2,
18
    EH_LABEL  = 3,
19
    GC_LABEL  = 4,
20
    ANNOTATION_LABEL  = 5,
21
    KILL  = 6,
22
    EXTRACT_SUBREG  = 7,
23
    INSERT_SUBREG = 8,
24
    IMPLICIT_DEF  = 9,
25
    SUBREG_TO_REG = 10,
26
    COPY_TO_REGCLASS  = 11,
27
    DBG_VALUE = 12,
28
    DBG_LABEL = 13,
29
    REG_SEQUENCE  = 14,
30
    COPY  = 15,
31
    BUNDLE  = 16,
32
    LIFETIME_START  = 17,
33
    LIFETIME_END  = 18,
34
    STACKMAP  = 19,
35
    FENTRY_CALL = 20,
36
    PATCHPOINT  = 21,
37
    LOAD_STACK_GUARD  = 22,
38
    STATEPOINT  = 23,
39
    LOCAL_ESCAPE  = 24,
40
    FAULTING_OP = 25,
41
    PATCHABLE_OP  = 26,
42
    PATCHABLE_FUNCTION_ENTER  = 27,
43
    PATCHABLE_RET = 28,
44
    PATCHABLE_FUNCTION_EXIT = 29,
45
    PATCHABLE_TAIL_CALL = 30,
46
    PATCHABLE_EVENT_CALL  = 31,
47
    PATCHABLE_TYPED_EVENT_CALL  = 32,
48
    ICALL_BRANCH_FUNNEL = 33,
49
    G_ADD = 34,
50
    G_SUB = 35,
51
    G_MUL = 36,
52
    G_SDIV  = 37,
53
    G_UDIV  = 38,
54
    G_SREM  = 39,
55
    G_UREM  = 40,
56
    G_AND = 41,
57
    G_OR  = 42,
58
    G_XOR = 43,
59
    G_IMPLICIT_DEF  = 44,
60
    G_PHI = 45,
61
    G_FRAME_INDEX = 46,
62
    G_GLOBAL_VALUE  = 47,
63
    G_EXTRACT = 48,
64
    G_UNMERGE_VALUES  = 49,
65
    G_INSERT  = 50,
66
    G_MERGE_VALUES  = 51,
67
    G_PTRTOINT  = 52,
68
    G_INTTOPTR  = 53,
69
    G_BITCAST = 54,
70
    G_LOAD  = 55,
71
    G_SEXTLOAD  = 56,
72
    G_ZEXTLOAD  = 57,
73
    G_STORE = 58,
74
    G_ATOMIC_CMPXCHG_WITH_SUCCESS = 59,
75
    G_ATOMIC_CMPXCHG  = 60,
76
    G_ATOMICRMW_XCHG  = 61,
77
    G_ATOMICRMW_ADD = 62,
78
    G_ATOMICRMW_SUB = 63,
79
    G_ATOMICRMW_AND = 64,
80
    G_ATOMICRMW_NAND  = 65,
81
    G_ATOMICRMW_OR  = 66,
82
    G_ATOMICRMW_XOR = 67,
83
    G_ATOMICRMW_MAX = 68,
84
    G_ATOMICRMW_MIN = 69,
85
    G_ATOMICRMW_UMAX  = 70,
86
    G_ATOMICRMW_UMIN  = 71,
87
    G_BRCOND  = 72,
88
    G_BRINDIRECT  = 73,
89
    G_INTRINSIC = 74,
90
    G_INTRINSIC_W_SIDE_EFFECTS  = 75,
91
    G_ANYEXT  = 76,
92
    G_TRUNC = 77,
93
    G_CONSTANT  = 78,
94
    G_FCONSTANT = 79,
95
    G_VASTART = 80,
96
    G_VAARG = 81,
97
    G_SEXT  = 82,
98
    G_ZEXT  = 83,
99
    G_SHL = 84,
100
    G_LSHR  = 85,
101
    G_ASHR  = 86,
102
    G_ICMP  = 87,
103
    G_FCMP  = 88,
104
    G_SELECT  = 89,
105
    G_UADDE = 90,
106
    G_USUBE = 91,
107
    G_SADDO = 92,
108
    G_SSUBO = 93,
109
    G_UMULO = 94,
110
    G_SMULO = 95,
111
    G_UMULH = 96,
112
    G_SMULH = 97,
113
    G_FADD  = 98,
114
    G_FSUB  = 99,
115
    G_FMUL  = 100,
116
    G_FMA = 101,
117
    G_FDIV  = 102,
118
    G_FREM  = 103,
119
    G_FPOW  = 104,
120
    G_FEXP  = 105,
121
    G_FEXP2 = 106,
122
    G_FLOG  = 107,
123
    G_FLOG2 = 108,
124
    G_FNEG  = 109,
125
    G_FPEXT = 110,
126
    G_FPTRUNC = 111,
127
    G_FPTOSI  = 112,
128
    G_FPTOUI  = 113,
129
    G_SITOFP  = 114,
130
    G_UITOFP  = 115,
131
    G_FABS  = 116,
132
    G_GEP = 117,
133
    G_PTR_MASK  = 118,
134
    G_BR  = 119,
135
    G_INSERT_VECTOR_ELT = 120,
136
    G_EXTRACT_VECTOR_ELT  = 121,
137
    G_SHUFFLE_VECTOR  = 122,
138
    G_BSWAP = 123,
139
    G_ADDRSPACE_CAST  = 124,
140
    CFENCE8 = 125,
141
    CLRLSLDI  = 126,
142
    CLRLSLDIo = 127,
143
    CLRLSLWI  = 128,
144
    CLRLSLWIo = 129,
145
    CLRRDI  = 130,
146
    CLRRDIo = 131,
147
    CLRRWI  = 132,
148
    CLRRWIo = 133,
149
    CP_COPY_FIRST = 134,
150
    CP_COPYx  = 135,
151
    CP_PASTE_LAST = 136,
152
    CP_PASTEx = 137,
153
    DCBFL = 138,
154
    DCBFLP  = 139,
155
    DCBFx = 140,
156
    DCBTCT  = 141,
157
    DCBTDS  = 142,
158
    DCBTSTCT  = 143,
159
    DCBTSTDS  = 144,
160
    DCBTSTT = 145,
161
    DCBTSTx = 146,
162
    DCBTT = 147,
163
    DCBTx = 148,
164
    DFLOADf32 = 149,
165
    DFLOADf64 = 150,
166
    DFSTOREf32  = 151,
167
    DFSTOREf64  = 152,
168
    EXTLDI  = 153,
169
    EXTLDIo = 154,
170
    EXTLWI  = 155,
171
    EXTLWIo = 156,
172
    EXTRDI  = 157,
173
    EXTRDIo = 158,
174
    EXTRWI  = 159,
175
    EXTRWIo = 160,
176
    INSLWI  = 161,
177
    INSLWIo = 162,
178
    INSRDI  = 163,
179
    INSRDIo = 164,
180
    INSRWI  = 165,
181
    INSRWIo = 166,
182
    LAx = 167,
183
    LIWAX = 168,
184
    LIWZX = 169,
185
    RLWIMIbm  = 170,
186
    RLWIMIobm = 171,
187
    RLWINMbm  = 172,
188
    RLWINMobm = 173,
189
    RLWNMbm = 174,
190
    RLWNMobm  = 175,
191
    ROTRDI  = 176,
192
    ROTRDIo = 177,
193
    ROTRWI  = 178,
194
    ROTRWIo = 179,
195
    SLDI  = 180,
196
    SLDIo = 181,
197
    SLWI  = 182,
198
    SLWIo = 183,
199
    SPILLTOVSR_LD = 184,
200
    SPILLTOVSR_LDX  = 185,
201
    SPILLTOVSR_ST = 186,
202
    SPILLTOVSR_STX  = 187,
203
    SRDI  = 188,
204
    SRDIo = 189,
205
    SRWI  = 190,
206
    SRWIo = 191,
207
    STIWX = 192,
208
    SUBI  = 193,
209
    SUBIC = 194,
210
    SUBICo  = 195,
211
    SUBIS = 196,
212
    SUBPCIS = 197,
213
    XFLOADf32 = 198,
214
    XFLOADf64 = 199,
215
    XFSTOREf32  = 200,
216
    XFSTOREf64  = 201,
217
    ADD4  = 202,
218
    ADD4TLS = 203,
219
    ADD4o = 204,
220
    ADD8  = 205,
221
    ADD8TLS = 206,
222
    ADD8TLS_  = 207,
223
    ADD8o = 208,
224
    ADDC  = 209,
225
    ADDC8 = 210,
226
    ADDC8o  = 211,
227
    ADDCo = 212,
228
    ADDE  = 213,
229
    ADDE8 = 214,
230
    ADDE8o  = 215,
231
    ADDEo = 216,
232
    ADDI  = 217,
233
    ADDI8 = 218,
234
    ADDIC = 219,
235
    ADDIC8  = 220,
236
    ADDICo  = 221,
237
    ADDIS = 222,
238
    ADDIS8  = 223,
239
    ADDISdtprelHA = 224,
240
    ADDISdtprelHA32 = 225,
241
    ADDISgotTprelHA = 226,
242
    ADDIStlsgdHA  = 227,
243
    ADDIStlsldHA  = 228,
244
    ADDIStocHA  = 229,
245
    ADDIdtprelL = 230,
246
    ADDIdtprelL32 = 231,
247
    ADDItlsgdL  = 232,
248
    ADDItlsgdL32  = 233,
249
    ADDItlsgdLADDR  = 234,
250
    ADDItlsgdLADDR32  = 235,
251
    ADDItlsldL  = 236,
252
    ADDItlsldL32  = 237,
253
    ADDItlsldLADDR  = 238,
254
    ADDItlsldLADDR32  = 239,
255
    ADDItocL  = 240,
256
    ADDME = 241,
257
    ADDME8  = 242,
258
    ADDME8o = 243,
259
    ADDMEo  = 244,
260
    ADDPCIS = 245,
261
    ADDZE = 246,
262
    ADDZE8  = 247,
263
    ADDZE8o = 248,
264
    ADDZEo  = 249,
265
    ADJCALLSTACKDOWN  = 250,
266
    ADJCALLSTACKUP  = 251,
267
    AND = 252,
268
    AND8  = 253,
269
    AND8o = 254,
270
    ANDC  = 255,
271
    ANDC8 = 256,
272
    ANDC8o  = 257,
273
    ANDCo = 258,
274
    ANDISo  = 259,
275
    ANDISo8 = 260,
276
    ANDIo = 261,
277
    ANDIo8  = 262,
278
    ANDIo_1_EQ_BIT  = 263,
279
    ANDIo_1_EQ_BIT8 = 264,
280
    ANDIo_1_GT_BIT  = 265,
281
    ANDIo_1_GT_BIT8 = 266,
282
    ANDo  = 267,
283
    ATOMIC_CMP_SWAP_I16 = 268,
284
    ATOMIC_CMP_SWAP_I32 = 269,
285
    ATOMIC_CMP_SWAP_I64 = 270,
286
    ATOMIC_CMP_SWAP_I8  = 271,
287
    ATOMIC_LOAD_ADD_I16 = 272,
288
    ATOMIC_LOAD_ADD_I32 = 273,
289
    ATOMIC_LOAD_ADD_I64 = 274,
290
    ATOMIC_LOAD_ADD_I8  = 275,
291
    ATOMIC_LOAD_AND_I16 = 276,
292
    ATOMIC_LOAD_AND_I32 = 277,
293
    ATOMIC_LOAD_AND_I64 = 278,
294
    ATOMIC_LOAD_AND_I8  = 279,
295
    ATOMIC_LOAD_MAX_I16 = 280,
296
    ATOMIC_LOAD_MAX_I32 = 281,
297
    ATOMIC_LOAD_MAX_I64 = 282,
298
    ATOMIC_LOAD_MAX_I8  = 283,
299
    ATOMIC_LOAD_MIN_I16 = 284,
300
    ATOMIC_LOAD_MIN_I32 = 285,
301
    ATOMIC_LOAD_MIN_I64 = 286,
302
    ATOMIC_LOAD_MIN_I8  = 287,
303
    ATOMIC_LOAD_NAND_I16  = 288,
304
    ATOMIC_LOAD_NAND_I32  = 289,
305
    ATOMIC_LOAD_NAND_I64  = 290,
306
    ATOMIC_LOAD_NAND_I8 = 291,
307
    ATOMIC_LOAD_OR_I16  = 292,
308
    ATOMIC_LOAD_OR_I32  = 293,
309
    ATOMIC_LOAD_OR_I64  = 294,
310
    ATOMIC_LOAD_OR_I8 = 295,
311
    ATOMIC_LOAD_SUB_I16 = 296,
312
    ATOMIC_LOAD_SUB_I32 = 297,
313
    ATOMIC_LOAD_SUB_I64 = 298,
314
    ATOMIC_LOAD_SUB_I8  = 299,
315
    ATOMIC_LOAD_UMAX_I16  = 300,
316
    ATOMIC_LOAD_UMAX_I32  = 301,
317
    ATOMIC_LOAD_UMAX_I64  = 302,
318
    ATOMIC_LOAD_UMAX_I8 = 303,
319
    ATOMIC_LOAD_UMIN_I16  = 304,
320
    ATOMIC_LOAD_UMIN_I32  = 305,
321
    ATOMIC_LOAD_UMIN_I64  = 306,
322
    ATOMIC_LOAD_UMIN_I8 = 307,
323
    ATOMIC_LOAD_XOR_I16 = 308,
324
    ATOMIC_LOAD_XOR_I32 = 309,
325
    ATOMIC_LOAD_XOR_I64 = 310,
326
    ATOMIC_LOAD_XOR_I8  = 311,
327
    ATOMIC_SWAP_I16 = 312,
328
    ATOMIC_SWAP_I32 = 313,
329
    ATOMIC_SWAP_I64 = 314,
330
    ATOMIC_SWAP_I8  = 315,
331
    ATTN  = 316,
332
    B = 317,
333
    BA  = 318,
334
    BC  = 319,
335
    BCC = 320,
336
    BCCA  = 321,
337
    BCCCTR  = 322,
338
    BCCCTR8 = 323,
339
    BCCCTRL = 324,
340
    BCCCTRL8  = 325,
341
    BCCL  = 326,
342
    BCCLA = 327,
343
    BCCLR = 328,
344
    BCCLRL  = 329,
345
    BCCTR = 330,
346
    BCCTR8  = 331,
347
    BCCTR8n = 332,
348
    BCCTRL  = 333,
349
    BCCTRL8 = 334,
350
    BCCTRL8n  = 335,
351
    BCCTRLn = 336,
352
    BCCTRn  = 337,
353
    BCDCFNo = 338,
354
    BCDCFSQo  = 339,
355
    BCDCFZo = 340,
356
    BCDCPSGNo = 341,
357
    BCDCTNo = 342,
358
    BCDCTSQo  = 343,
359
    BCDCTZo = 344,
360
    BCDSETSGNo  = 345,
361
    BCDSRo  = 346,
362
    BCDSo = 347,
363
    BCDTRUNCo = 348,
364
    BCDUSo  = 349,
365
    BCDUTRUNCo  = 350,
366
    BCL = 351,
367
    BCLR  = 352,
368
    BCLRL = 353,
369
    BCLRLn  = 354,
370
    BCLRn = 355,
371
    BCLalways = 356,
372
    BCLn  = 357,
373
    BCTR  = 358,
374
    BCTR8 = 359,
375
    BCTRL = 360,
376
    BCTRL8  = 361,
377
    BCTRL8_LDinto_toc = 362,
378
    BCn = 363,
379
    BDNZ  = 364,
380
    BDNZ8 = 365,
381
    BDNZA = 366,
382
    BDNZAm  = 367,
383
    BDNZAp  = 368,
384
    BDNZL = 369,
385
    BDNZLA  = 370,
386
    BDNZLAm = 371,
387
    BDNZLAp = 372,
388
    BDNZLR  = 373,
389
    BDNZLR8 = 374,
390
    BDNZLRL = 375,
391
    BDNZLRLm  = 376,
392
    BDNZLRLp  = 377,
393
    BDNZLRm = 378,
394
    BDNZLRp = 379,
395
    BDNZLm  = 380,
396
    BDNZLp  = 381,
397
    BDNZm = 382,
398
    BDNZp = 383,
399
    BDZ = 384,
400
    BDZ8  = 385,
401
    BDZA  = 386,
402
    BDZAm = 387,
403
    BDZAp = 388,
404
    BDZL  = 389,
405
    BDZLA = 390,
406
    BDZLAm  = 391,
407
    BDZLAp  = 392,
408
    BDZLR = 393,
409
    BDZLR8  = 394,
410
    BDZLRL  = 395,
411
    BDZLRLm = 396,
412
    BDZLRLp = 397,
413
    BDZLRm  = 398,
414
    BDZLRp  = 399,
415
    BDZLm = 400,
416
    BDZLp = 401,
417
    BDZm  = 402,
418
    BDZp  = 403,
419
    BL  = 404,
420
    BL8 = 405,
421
    BL8_NOP = 406,
422
    BL8_NOP_TLS = 407,
423
    BL8_TLS = 408,
424
    BL8_TLS_  = 409,
425
    BLA = 410,
426
    BLA8  = 411,
427
    BLA8_NOP  = 412,
428
    BLR = 413,
429
    BLR8  = 414,
430
    BLRL  = 415,
431
    BL_TLS  = 416,
432
    BPERMD  = 417,
433
    BRINC = 418,
434
    CLRBHRB = 419,
435
    CMPB  = 420,
436
    CMPB8 = 421,
437
    CMPD  = 422,
438
    CMPDI = 423,
439
    CMPEQB  = 424,
440
    CMPLD = 425,
441
    CMPLDI  = 426,
442
    CMPLW = 427,
443
    CMPLWI  = 428,
444
    CMPRB = 429,
445
    CMPRB8  = 430,
446
    CMPW  = 431,
447
    CMPWI = 432,
448
    CNTLZD  = 433,
449
    CNTLZDo = 434,
450
    CNTLZW  = 435,
451
    CNTLZW8 = 436,
452
    CNTLZW8o  = 437,
453
    CNTLZWo = 438,
454
    CNTTZD  = 439,
455
    CNTTZDo = 440,
456
    CNTTZW  = 441,
457
    CNTTZW8 = 442,
458
    CNTTZW8o  = 443,
459
    CNTTZWo = 444,
460
    CP_ABORT  = 445,
461
    CP_COPY = 446,
462
    CP_COPY8  = 447,
463
    CP_PASTE  = 448,
464
    CP_PASTE8 = 449,
465
    CP_PASTE8o  = 450,
466
    CP_PASTEo = 451,
467
    CR6SET  = 452,
468
    CR6UNSET  = 453,
469
    CRAND = 454,
470
    CRANDC  = 455,
471
    CREQV = 456,
472
    CRNAND  = 457,
473
    CRNOR = 458,
474
    CROR  = 459,
475
    CRORC = 460,
476
    CRSET = 461,
477
    CRUNSET = 462,
478
    CRXOR = 463,
479
    CTRL_DEP  = 464,
480
    DARN  = 465,
481
    DCBA  = 466,
482
    DCBF  = 467,
483
    DCBFEP  = 468,
484
    DCBI  = 469,
485
    DCBST = 470,
486
    DCBSTEP = 471,
487
    DCBT  = 472,
488
    DCBTEP  = 473,
489
    DCBTST  = 474,
490
    DCBTSTEP  = 475,
491
    DCBZ  = 476,
492
    DCBZEP  = 477,
493
    DCBZL = 478,
494
    DCBZLEP = 479,
495
    DCCCI = 480,
496
    DIVD  = 481,
497
    DIVDE = 482,
498
    DIVDEU  = 483,
499
    DIVDEUo = 484,
500
    DIVDEo  = 485,
501
    DIVDU = 486,
502
    DIVDUo  = 487,
503
    DIVDo = 488,
504
    DIVW  = 489,
505
    DIVWE = 490,
506
    DIVWEU  = 491,
507
    DIVWEUo = 492,
508
    DIVWEo  = 493,
509
    DIVWU = 494,
510
    DIVWUo  = 495,
511
    DIVWo = 496,
512
    DSS = 497,
513
    DSSALL  = 498,
514
    DST = 499,
515
    DST64 = 500,
516
    DSTST = 501,
517
    DSTST64 = 502,
518
    DSTSTT  = 503,
519
    DSTSTT64  = 504,
520
    DSTT  = 505,
521
    DSTT64  = 506,
522
    DYNALLOC  = 507,
523
    DYNALLOC8 = 508,
524
    DYNAREAOFFSET = 509,
525
    DYNAREAOFFSET8  = 510,
526
    EFDABS  = 511,
527
    EFDADD  = 512,
528
    EFDCFS  = 513,
529
    EFDCFSF = 514,
530
    EFDCFSI = 515,
531
    EFDCFSID  = 516,
532
    EFDCFUF = 517,
533
    EFDCFUI = 518,
534
    EFDCFUID  = 519,
535
    EFDCMPEQ  = 520,
536
    EFDCMPGT  = 521,
537
    EFDCMPLT  = 522,
538
    EFDCTSF = 523,
539
    EFDCTSI = 524,
540
    EFDCTSIDZ = 525,
541
    EFDCTSIZ  = 526,
542
    EFDCTUF = 527,
543
    EFDCTUI = 528,
544
    EFDCTUIDZ = 529,
545
    EFDCTUIZ  = 530,
546
    EFDDIV  = 531,
547
    EFDMUL  = 532,
548
    EFDNABS = 533,
549
    EFDNEG  = 534,
550
    EFDSUB  = 535,
551
    EFDTSTEQ  = 536,
552
    EFDTSTGT  = 537,
553
    EFDTSTLT  = 538,
554
    EFSABS  = 539,
555
    EFSADD  = 540,
556
    EFSCFD  = 541,
557
    EFSCFSF = 542,
558
    EFSCFSI = 543,
559
    EFSCFUF = 544,
560
    EFSCFUI = 545,
561
    EFSCMPEQ  = 546,
562
    EFSCMPGT  = 547,
563
    EFSCMPLT  = 548,
564
    EFSCTSF = 549,
565
    EFSCTSI = 550,
566
    EFSCTSIZ  = 551,
567
    EFSCTUF = 552,
568
    EFSCTUI = 553,
569
    EFSCTUIZ  = 554,
570
    EFSDIV  = 555,
571
    EFSMUL  = 556,
572
    EFSNABS = 557,
573
    EFSNEG  = 558,
574
    EFSSUB  = 559,
575
    EFSTSTEQ  = 560,
576
    EFSTSTGT  = 561,
577
    EFSTSTLT  = 562,
578
    EH_SjLj_LongJmp32 = 563,
579
    EH_SjLj_LongJmp64 = 564,
580
    EH_SjLj_SetJmp32  = 565,
581
    EH_SjLj_SetJmp64  = 566,
582
    EH_SjLj_Setup = 567,
583
    EQV = 568,
584
    EQV8  = 569,
585
    EQV8o = 570,
586
    EQVo  = 571,
587
    EVABS = 572,
588
    EVADDIW = 573,
589
    EVADDSMIAAW = 574,
590
    EVADDSSIAAW = 575,
591
    EVADDUMIAAW = 576,
592
    EVADDUSIAAW = 577,
593
    EVADDW  = 578,
594
    EVAND = 579,
595
    EVANDC  = 580,
596
    EVCMPEQ = 581,
597
    EVCMPGTS  = 582,
598
    EVCMPGTU  = 583,
599
    EVCMPLTS  = 584,
600
    EVCMPLTU  = 585,
601
    EVCNTLSW  = 586,
602
    EVCNTLZW  = 587,
603
    EVDIVWS = 588,
604
    EVDIVWU = 589,
605
    EVEQV = 590,
606
    EVEXTSB = 591,
607
    EVEXTSH = 592,
608
    EVFSABS = 593,
609
    EVFSADD = 594,
610
    EVFSCFSF  = 595,
611
    EVFSCFSI  = 596,
612
    EVFSCFUF  = 597,
613
    EVFSCFUI  = 598,
614
    EVFSCMPEQ = 599,
615
    EVFSCMPGT = 600,
616
    EVFSCMPLT = 601,
617
    EVFSCTSF  = 602,
618
    EVFSCTSI  = 603,
619
    EVFSCTSIZ = 604,
620
    EVFSCTUF  = 605,
621
    EVFSCTUI  = 606,
622
    EVFSCTUIZ = 607,
623
    EVFSDIV = 608,
624
    EVFSMUL = 609,
625
    EVFSNABS  = 610,
626
    EVFSNEG = 611,
627
    EVFSSUB = 612,
628
    EVFSTSTEQ = 613,
629
    EVFSTSTGT = 614,
630
    EVFSTSTLT = 615,
631
    EVLDD = 616,
632
    EVLDDX  = 617,
633
    EVLDH = 618,
634
    EVLDHX  = 619,
635
    EVLDW = 620,
636
    EVLDWX  = 621,
637
    EVLHHESPLAT = 622,
638
    EVLHHESPLATX  = 623,
639
    EVLHHOSSPLAT  = 624,
640
    EVLHHOSSPLATX = 625,
641
    EVLHHOUSPLAT  = 626,
642
    EVLHHOUSPLATX = 627,
643
    EVLWHE  = 628,
644
    EVLWHEX = 629,
645
    EVLWHOS = 630,
646
    EVLWHOSX  = 631,
647
    EVLWHOU = 632,
648
    EVLWHOUX  = 633,
649
    EVLWHSPLAT  = 634,
650
    EVLWHSPLATX = 635,
651
    EVLWWSPLAT  = 636,
652
    EVLWWSPLATX = 637,
653
    EVMERGEHI = 638,
654
    EVMERGEHILO = 639,
655
    EVMERGELO = 640,
656
    EVMERGELOHI = 641,
657
    EVMHEGSMFAA = 642,
658
    EVMHEGSMFAN = 643,
659
    EVMHEGSMIAA = 644,
660
    EVMHEGSMIAN = 645,
661
    EVMHEGUMIAA = 646,
662
    EVMHEGUMIAN = 647,
663
    EVMHESMF  = 648,
664
    EVMHESMFA = 649,
665
    EVMHESMFAAW = 650,
666
    EVMHESMFANW = 651,
667
    EVMHESMI  = 652,
668
    EVMHESMIA = 653,
669
    EVMHESMIAAW = 654,
670
    EVMHESMIANW = 655,
671
    EVMHESSF  = 656,
672
    EVMHESSFA = 657,
673
    EVMHESSFAAW = 658,
674
    EVMHESSFANW = 659,
675
    EVMHESSIAAW = 660,
676
    EVMHESSIANW = 661,
677
    EVMHEUMI  = 662,
678
    EVMHEUMIA = 663,
679
    EVMHEUMIAAW = 664,
680
    EVMHEUMIANW = 665,
681
    EVMHEUSIAAW = 666,
682
    EVMHEUSIANW = 667,
683
    EVMHOGSMFAA = 668,
684
    EVMHOGSMFAN = 669,
685
    EVMHOGSMIAA = 670,
686
    EVMHOGSMIAN = 671,
687
    EVMHOGUMIAA = 672,
688
    EVMHOGUMIAN = 673,
689
    EVMHOSMF  = 674,
690
    EVMHOSMFA = 675,
691
    EVMHOSMFAAW = 676,
692
    EVMHOSMFANW = 677,
693
    EVMHOSMI  = 678,
694
    EVMHOSMIA = 679,
695
    EVMHOSMIAAW = 680,
696
    EVMHOSMIANW = 681,
697
    EVMHOSSF  = 682,
698
    EVMHOSSFA = 683,
699
    EVMHOSSFAAW = 684,
700
    EVMHOSSFANW = 685,
701
    EVMHOSSIAAW = 686,
702
    EVMHOSSIANW = 687,
703
    EVMHOUMI  = 688,
704
    EVMHOUMIA = 689,
705
    EVMHOUMIAAW = 690,
706
    EVMHOUMIANW = 691,
707
    EVMHOUSIAAW = 692,
708
    EVMHOUSIANW = 693,
709
    EVMRA = 694,
710
    EVMWHSMF  = 695,
711
    EVMWHSMFA = 696,
712
    EVMWHSMI  = 697,
713
    EVMWHSMIA = 698,
714
    EVMWHSSF  = 699,
715
    EVMWHSSFA = 700,
716
    EVMWHUMI  = 701,
717
    EVMWHUMIA = 702,
718
    EVMWLSMIAAW = 703,
719
    EVMWLSMIANW = 704,
720
    EVMWLSSIAAW = 705,
721
    EVMWLSSIANW = 706,
722
    EVMWLUMI  = 707,
723
    EVMWLUMIA = 708,
724
    EVMWLUMIAAW = 709,
725
    EVMWLUMIANW = 710,
726
    EVMWLUSIAAW = 711,
727
    EVMWLUSIANW = 712,
728
    EVMWSMF = 713,
729
    EVMWSMFA  = 714,
730
    EVMWSMFAA = 715,
731
    EVMWSMFAN = 716,
732
    EVMWSMI = 717,
733
    EVMWSMIA  = 718,
734
    EVMWSMIAA = 719,
735
    EVMWSMIAN = 720,
736
    EVMWSSF = 721,
737
    EVMWSSFA  = 722,
738
    EVMWSSFAA = 723,
739
    EVMWSSFAN = 724,
740
    EVMWUMI = 725,
741
    EVMWUMIA  = 726,
742
    EVMWUMIAA = 727,
743
    EVMWUMIAN = 728,
744
    EVNAND  = 729,
745
    EVNEG = 730,
746
    EVNOR = 731,
747
    EVOR  = 732,
748
    EVORC = 733,
749
    EVRLW = 734,
750
    EVRLWI  = 735,
751
    EVRNDW  = 736,
752
    EVSEL = 737,
753
    EVSLW = 738,
754
    EVSLWI  = 739,
755
    EVSPLATFI = 740,
756
    EVSPLATI  = 741,
757
    EVSRWIS = 742,
758
    EVSRWIU = 743,
759
    EVSRWS  = 744,
760
    EVSRWU  = 745,
761
    EVSTDD  = 746,
762
    EVSTDDX = 747,
763
    EVSTDH  = 748,
764
    EVSTDHX = 749,
765
    EVSTDW  = 750,
766
    EVSTDWX = 751,
767
    EVSTWHE = 752,
768
    EVSTWHEX  = 753,
769
    EVSTWHO = 754,
770
    EVSTWHOX  = 755,
771
    EVSTWWE = 756,
772
    EVSTWWEX  = 757,
773
    EVSTWWO = 758,
774
    EVSTWWOX  = 759,
775
    EVSUBFSMIAAW  = 760,
776
    EVSUBFSSIAAW  = 761,
777
    EVSUBFUMIAAW  = 762,
778
    EVSUBFUSIAAW  = 763,
779
    EVSUBFW = 764,
780
    EVSUBIFW  = 765,
781
    EVXOR = 766,
782
    EXTSB = 767,
783
    EXTSB8  = 768,
784
    EXTSB8_32_64  = 769,
785
    EXTSB8o = 770,
786
    EXTSBo  = 771,
787
    EXTSH = 772,
788
    EXTSH8  = 773,
789
    EXTSH8_32_64  = 774,
790
    EXTSH8o = 775,
791
    EXTSHo  = 776,
792
    EXTSW = 777,
793
    EXTSWSLI  = 778,
794
    EXTSWSLIo = 779,
795
    EXTSW_32  = 780,
796
    EXTSW_32_64 = 781,
797
    EXTSW_32_64o  = 782,
798
    EXTSWo  = 783,
799
    EnforceIEIO = 784,
800
    FABSD = 785,
801
    FABSDo  = 786,
802
    FABSS = 787,
803
    FABSSo  = 788,
804
    FADD  = 789,
805
    FADDS = 790,
806
    FADDSo  = 791,
807
    FADDo = 792,
808
    FADDrtz = 793,
809
    FCFID = 794,
810
    FCFIDS  = 795,
811
    FCFIDSo = 796,
812
    FCFIDU  = 797,
813
    FCFIDUS = 798,
814
    FCFIDUSo  = 799,
815
    FCFIDUo = 800,
816
    FCFIDo  = 801,
817
    FCMPUD  = 802,
818
    FCMPUS  = 803,
819
    FCPSGND = 804,
820
    FCPSGNDo  = 805,
821
    FCPSGNS = 806,
822
    FCPSGNSo  = 807,
823
    FCTID = 808,
824
    FCTIDU  = 809,
825
    FCTIDUZ = 810,
826
    FCTIDUZo  = 811,
827
    FCTIDUo = 812,
828
    FCTIDZ  = 813,
829
    FCTIDZo = 814,
830
    FCTIDo  = 815,
831
    FCTIW = 816,
832
    FCTIWU  = 817,
833
    FCTIWUZ = 818,
834
    FCTIWUZo  = 819,
835
    FCTIWUo = 820,
836
    FCTIWZ  = 821,
837
    FCTIWZo = 822,
838
    FCTIWo  = 823,
839
    FDIV  = 824,
840
    FDIVS = 825,
841
    FDIVSo  = 826,
842
    FDIVo = 827,
843
    FMADD = 828,
844
    FMADDS  = 829,
845
    FMADDSo = 830,
846
    FMADDo  = 831,
847
    FMR = 832,
848
    FMRo  = 833,
849
    FMSUB = 834,
850
    FMSUBS  = 835,
851
    FMSUBSo = 836,
852
    FMSUBo  = 837,
853
    FMUL  = 838,
854
    FMULS = 839,
855
    FMULSo  = 840,
856
    FMULo = 841,
857
    FNABSD  = 842,
858
    FNABSDo = 843,
859
    FNABSS  = 844,
860
    FNABSSo = 845,
861
    FNEGD = 846,
862
    FNEGDo  = 847,
863
    FNEGS = 848,
864
    FNEGSo  = 849,
865
    FNMADD  = 850,
866
    FNMADDS = 851,
867
    FNMADDSo  = 852,
868
    FNMADDo = 853,
869
    FNMSUB  = 854,
870
    FNMSUBS = 855,
871
    FNMSUBSo  = 856,
872
    FNMSUBo = 857,
873
    FRE = 858,
874
    FRES  = 859,
875
    FRESo = 860,
876
    FREo  = 861,
877
    FRIMD = 862,
878
    FRIMDo  = 863,
879
    FRIMS = 864,
880
    FRIMSo  = 865,
881
    FRIND = 866,
882
    FRINDo  = 867,
883
    FRINS = 868,
884
    FRINSo  = 869,
885
    FRIPD = 870,
886
    FRIPDo  = 871,
887
    FRIPS = 872,
888
    FRIPSo  = 873,
889
    FRIZD = 874,
890
    FRIZDo  = 875,
891
    FRIZS = 876,
892
    FRIZSo  = 877,
893
    FRSP  = 878,
894
    FRSPo = 879,
895
    FRSQRTE = 880,
896
    FRSQRTES  = 881,
897
    FRSQRTESo = 882,
898
    FRSQRTEo  = 883,
899
    FSELD = 884,
900
    FSELDo  = 885,
901
    FSELS = 886,
902
    FSELSo  = 887,
903
    FSQRT = 888,
904
    FSQRTS  = 889,
905
    FSQRTSo = 890,
906
    FSQRTo  = 891,
907
    FSUB  = 892,
908
    FSUBS = 893,
909
    FSUBSo  = 894,
910
    FSUBo = 895,
911
    FTDIV = 896,
912
    FTSQRT  = 897,
913
    GETtlsADDR  = 898,
914
    GETtlsADDR32  = 899,
915
    GETtlsldADDR  = 900,
916
    GETtlsldADDR32  = 901,
917
    HRFID = 902,
918
    ICBI  = 903,
919
    ICBIEP  = 904,
920
    ICBLC = 905,
921
    ICBLQ = 906,
922
    ICBT  = 907,
923
    ICBTLS  = 908,
924
    ICCCI = 909,
925
    ISEL  = 910,
926
    ISEL8 = 911,
927
    ISYNC = 912,
928
    LA  = 913,
929
    LBARX = 914,
930
    LBARXL  = 915,
931
    LBEPX = 916,
932
    LBZ = 917,
933
    LBZ8  = 918,
934
    LBZCIX  = 919,
935
    LBZU  = 920,
936
    LBZU8 = 921,
937
    LBZUX = 922,
938
    LBZUX8  = 923,
939
    LBZX  = 924,
940
    LBZX8 = 925,
941
    LBZXTLS = 926,
942
    LBZXTLS_  = 927,
943
    LBZXTLS_32  = 928,
944
    LD  = 929,
945
    LDARX = 930,
946
    LDARXL  = 931,
947
    LDAT  = 932,
948
    LDBRX = 933,
949
    LDCIX = 934,
950
    LDMX  = 935,
951
    LDU = 936,
952
    LDUX  = 937,
953
    LDX = 938,
954
    LDXTLS  = 939,
955
    LDXTLS_ = 940,
956
    LDgotTprelL = 941,
957
    LDgotTprelL32 = 942,
958
    LDtoc = 943,
959
    LDtocBA = 944,
960
    LDtocCPT  = 945,
961
    LDtocJTI  = 946,
962
    LDtocL  = 947,
963
    LFD = 948,
964
    LFDEPX  = 949,
965
    LFDU  = 950,
966
    LFDUX = 951,
967
    LFDX  = 952,
968
    LFIWAX  = 953,
969
    LFIWZX  = 954,
970
    LFS = 955,
971
    LFSU  = 956,
972
    LFSUX = 957,
973
    LFSX  = 958,
974
    LHA = 959,
975
    LHA8  = 960,
976
    LHARX = 961,
977
    LHARXL  = 962,
978
    LHAU  = 963,
979
    LHAU8 = 964,
980
    LHAUX = 965,
981
    LHAUX8  = 966,
982
    LHAX  = 967,
983
    LHAX8 = 968,
984
    LHBRX = 969,
985
    LHBRX8  = 970,
986
    LHEPX = 971,
987
    LHZ = 972,
988
    LHZ8  = 973,
989
    LHZCIX  = 974,
990
    LHZU  = 975,
991
    LHZU8 = 976,
992
    LHZUX = 977,
993
    LHZUX8  = 978,
994
    LHZX  = 979,
995
    LHZX8 = 980,
996
    LHZXTLS = 981,
997
    LHZXTLS_  = 982,
998
    LHZXTLS_32  = 983,
999
    LI  = 984,
1000
    LI8 = 985,
1001
    LIS = 986,
1002
    LIS8  = 987,
1003
    LMW = 988,
1004
    LSWI  = 989,
1005
    LVEBX = 990,
1006
    LVEHX = 991,
1007
    LVEWX = 992,
1008
    LVSL  = 993,
1009
    LVSR  = 994,
1010
    LVX = 995,
1011
    LVXL  = 996,
1012
    LWA = 997,
1013
    LWARX = 998,
1014
    LWARXL  = 999,
1015
    LWAT  = 1000,
1016
    LWAUX = 1001,
1017
    LWAX  = 1002,
1018
    LWAX_32 = 1003,
1019
    LWA_32  = 1004,
1020
    LWBRX = 1005,
1021
    LWBRX8  = 1006,
1022
    LWEPX = 1007,
1023
    LWZ = 1008,
1024
    LWZ8  = 1009,
1025
    LWZCIX  = 1010,
1026
    LWZU  = 1011,
1027
    LWZU8 = 1012,
1028
    LWZUX = 1013,
1029
    LWZUX8  = 1014,
1030
    LWZX  = 1015,
1031
    LWZX8 = 1016,
1032
    LWZXTLS = 1017,
1033
    LWZXTLS_  = 1018,
1034
    LWZXTLS_32  = 1019,
1035
    LWZtoc  = 1020,
1036
    LXSD  = 1021,
1037
    LXSDX = 1022,
1038
    LXSIBZX = 1023,
1039
    LXSIHZX = 1024,
1040
    LXSIWAX = 1025,
1041
    LXSIWZX = 1026,
1042
    LXSSP = 1027,
1043
    LXSSPX  = 1028,
1044
    LXV = 1029,
1045
    LXVB16X = 1030,
1046
    LXVD2X  = 1031,
1047
    LXVDSX  = 1032,
1048
    LXVH8X  = 1033,
1049
    LXVL  = 1034,
1050
    LXVLL = 1035,
1051
    LXVW4X  = 1036,
1052
    LXVWSX  = 1037,
1053
    LXVX  = 1038,
1054
    MADDHD  = 1039,
1055
    MADDHDU = 1040,
1056
    MADDLD  = 1041,
1057
    MBAR  = 1042,
1058
    MCRF  = 1043,
1059
    MCRFS = 1044,
1060
    MCRXRX  = 1045,
1061
    MFBHRBE = 1046,
1062
    MFCR  = 1047,
1063
    MFCR8 = 1048,
1064
    MFCTR = 1049,
1065
    MFCTR8  = 1050,
1066
    MFDCR = 1051,
1067
    MFFS  = 1052,
1068
    MFFSCDRN  = 1053,
1069
    MFFSCDRNI = 1054,
1070
    MFFSCE  = 1055,
1071
    MFFSCRN = 1056,
1072
    MFFSCRNI  = 1057,
1073
    MFFSL = 1058,
1074
    MFFSo = 1059,
1075
    MFLR  = 1060,
1076
    MFLR8 = 1061,
1077
    MFMSR = 1062,
1078
    MFOCRF  = 1063,
1079
    MFOCRF8 = 1064,
1080
    MFPMR = 1065,
1081
    MFSPR = 1066,
1082
    MFSPR8  = 1067,
1083
    MFSR  = 1068,
1084
    MFSRIN  = 1069,
1085
    MFTB  = 1070,
1086
    MFTB8 = 1071,
1087
    MFVRD = 1072,
1088
    MFVRSAVE  = 1073,
1089
    MFVRSAVEv = 1074,
1090
    MFVSCR  = 1075,
1091
    MFVSRD  = 1076,
1092
    MFVSRLD = 1077,
1093
    MFVSRWZ = 1078,
1094
    MODSD = 1079,
1095
    MODSW = 1080,
1096
    MODUD = 1081,
1097
    MODUW = 1082,
1098
    MSGSYNC = 1083,
1099
    MSYNC = 1084,
1100
    MTCRF = 1085,
1101
    MTCRF8  = 1086,
1102
    MTCTR = 1087,
1103
    MTCTR8  = 1088,
1104
    MTCTR8loop  = 1089,
1105
    MTCTRloop = 1090,
1106
    MTDCR = 1091,
1107
    MTFSB0  = 1092,
1108
    MTFSB1  = 1093,
1109
    MTFSF = 1094,
1110
    MTFSFI  = 1095,
1111
    MTFSFIo = 1096,
1112
    MTFSFb  = 1097,
1113
    MTFSFo  = 1098,
1114
    MTLR  = 1099,
1115
    MTLR8 = 1100,
1116
    MTMSR = 1101,
1117
    MTMSRD  = 1102,
1118
    MTOCRF  = 1103,
1119
    MTOCRF8 = 1104,
1120
    MTPMR = 1105,
1121
    MTSPR = 1106,
1122
    MTSPR8  = 1107,
1123
    MTSR  = 1108,
1124
    MTSRIN  = 1109,
1125
    MTVRSAVE  = 1110,
1126
    MTVRSAVEv = 1111,
1127
    MTVSCR  = 1112,
1128
    MTVSRD  = 1113,
1129
    MTVSRDD = 1114,
1130
    MTVSRWA = 1115,
1131
    MTVSRWS = 1116,
1132
    MTVSRWZ = 1117,
1133
    MULHD = 1118,
1134
    MULHDU  = 1119,
1135
    MULHDUo = 1120,
1136
    MULHDo  = 1121,
1137
    MULHW = 1122,
1138
    MULHWU  = 1123,
1139
    MULHWUo = 1124,
1140
    MULHWo  = 1125,
1141
    MULLD = 1126,
1142
    MULLDo  = 1127,
1143
    MULLI = 1128,
1144
    MULLI8  = 1129,
1145
    MULLW = 1130,
1146
    MULLWo  = 1131,
1147
    MoveGOTtoLR = 1132,
1148
    MovePCtoLR  = 1133,
1149
    MovePCtoLR8 = 1134,
1150
    NAND  = 1135,
1151
    NAND8 = 1136,
1152
    NAND8o  = 1137,
1153
    NANDo = 1138,
1154
    NAP = 1139,
1155
    NEG = 1140,
1156
    NEG8  = 1141,
1157
    NEG8o = 1142,
1158
    NEGo  = 1143,
1159
    NOP = 1144,
1160
    NOP_GT_PWR6 = 1145,
1161
    NOP_GT_PWR7 = 1146,
1162
    NOR = 1147,
1163
    NOR8  = 1148,
1164
    NOR8o = 1149,
1165
    NORo  = 1150,
1166
    OR  = 1151,
1167
    OR8 = 1152,
1168
    OR8o  = 1153,
1169
    ORC = 1154,
1170
    ORC8  = 1155,
1171
    ORC8o = 1156,
1172
    ORCo  = 1157,
1173
    ORI = 1158,
1174
    ORI8  = 1159,
1175
    ORIS  = 1160,
1176
    ORIS8 = 1161,
1177
    ORo = 1162,
1178
    POPCNTB = 1163,
1179
    POPCNTD = 1164,
1180
    POPCNTW = 1165,
1181
    PPC32GOT  = 1166,
1182
    PPC32PICGOT = 1167,
1183
    QVALIGNI  = 1168,
1184
    QVALIGNIb = 1169,
1185
    QVALIGNIs = 1170,
1186
    QVESPLATI = 1171,
1187
    QVESPLATIb  = 1172,
1188
    QVESPLATIs  = 1173,
1189
    QVFABS  = 1174,
1190
    QVFABSs = 1175,
1191
    QVFADD  = 1176,
1192
    QVFADDS = 1177,
1193
    QVFADDSs  = 1178,
1194
    QVFCFID = 1179,
1195
    QVFCFIDS  = 1180,
1196
    QVFCFIDU  = 1181,
1197
    QVFCFIDUS = 1182,
1198
    QVFCFIDb  = 1183,
1199
    QVFCMPEQ  = 1184,
1200
    QVFCMPEQb = 1185,
1201
    QVFCMPEQbs  = 1186,
1202
    QVFCMPGT  = 1187,
1203
    QVFCMPGTb = 1188,
1204
    QVFCMPGTbs  = 1189,
1205
    QVFCMPLT  = 1190,
1206
    QVFCMPLTb = 1191,
1207
    QVFCMPLTbs  = 1192,
1208
    QVFCPSGN  = 1193,
1209
    QVFCPSGNs = 1194,
1210
    QVFCTID = 1195,
1211
    QVFCTIDU  = 1196,
1212
    QVFCTIDUZ = 1197,
1213
    QVFCTIDZ  = 1198,
1214
    QVFCTIDb  = 1199,
1215
    QVFCTIW = 1200,
1216
    QVFCTIWU  = 1201,
1217
    QVFCTIWUZ = 1202,
1218
    QVFCTIWZ  = 1203,
1219
    QVFLOGICAL  = 1204,
1220
    QVFLOGICALb = 1205,
1221
    QVFLOGICALs = 1206,
1222
    QVFMADD = 1207,
1223
    QVFMADDS  = 1208,
1224
    QVFMADDSs = 1209,
1225
    QVFMR = 1210,
1226
    QVFMRb  = 1211,
1227
    QVFMRs  = 1212,
1228
    QVFMSUB = 1213,
1229
    QVFMSUBS  = 1214,
1230
    QVFMSUBSs = 1215,
1231
    QVFMUL  = 1216,
1232
    QVFMULS = 1217,
1233
    QVFMULSs  = 1218,
1234
    QVFNABS = 1219,
1235
    QVFNABSs  = 1220,
1236
    QVFNEG  = 1221,
1237
    QVFNEGs = 1222,
1238
    QVFNMADD  = 1223,
1239
    QVFNMADDS = 1224,
1240
    QVFNMADDSs  = 1225,
1241
    QVFNMSUB  = 1226,
1242
    QVFNMSUBS = 1227,
1243
    QVFNMSUBSs  = 1228,
1244
    QVFPERM = 1229,
1245
    QVFPERMs  = 1230,
1246
    QVFRE = 1231,
1247
    QVFRES  = 1232,
1248
    QVFRESs = 1233,
1249
    QVFRIM  = 1234,
1250
    QVFRIMs = 1235,
1251
    QVFRIN  = 1236,
1252
    QVFRINs = 1237,
1253
    QVFRIP  = 1238,
1254
    QVFRIPs = 1239,
1255
    QVFRIZ  = 1240,
1256
    QVFRIZs = 1241,
1257
    QVFRSP  = 1242,
1258
    QVFRSPs = 1243,
1259
    QVFRSQRTE = 1244,
1260
    QVFRSQRTES  = 1245,
1261
    QVFRSQRTESs = 1246,
1262
    QVFSEL  = 1247,
1263
    QVFSELb = 1248,
1264
    QVFSELbb  = 1249,
1265
    QVFSELbs  = 1250,
1266
    QVFSUB  = 1251,
1267
    QVFSUBS = 1252,
1268
    QVFSUBSs  = 1253,
1269
    QVFTSTNAN = 1254,
1270
    QVFTSTNANb  = 1255,
1271
    QVFTSTNANbs = 1256,
1272
    QVFXMADD  = 1257,
1273
    QVFXMADDS = 1258,
1274
    QVFXMUL = 1259,
1275
    QVFXMULS  = 1260,
1276
    QVFXXCPNMADD  = 1261,
1277
    QVFXXCPNMADDS = 1262,
1278
    QVFXXMADD = 1263,
1279
    QVFXXMADDS  = 1264,
1280
    QVFXXNPMADD = 1265,
1281
    QVFXXNPMADDS  = 1266,
1282
    QVGPCI  = 1267,
1283
    QVLFCDUX  = 1268,
1284
    QVLFCDUXA = 1269,
1285
    QVLFCDX = 1270,
1286
    QVLFCDXA  = 1271,
1287
    QVLFCSUX  = 1272,
1288
    QVLFCSUXA = 1273,
1289
    QVLFCSX = 1274,
1290
    QVLFCSXA  = 1275,
1291
    QVLFCSXs  = 1276,
1292
    QVLFDUX = 1277,
1293
    QVLFDUXA  = 1278,
1294
    QVLFDX  = 1279,
1295
    QVLFDXA = 1280,
1296
    QVLFDXb = 1281,
1297
    QVLFIWAX  = 1282,
1298
    QVLFIWAXA = 1283,
1299
    QVLFIWZX  = 1284,
1300
    QVLFIWZXA = 1285,
1301
    QVLFSUX = 1286,
1302
    QVLFSUXA  = 1287,
1303
    QVLFSX  = 1288,
1304
    QVLFSXA = 1289,
1305
    QVLFSXb = 1290,
1306
    QVLFSXs = 1291,
1307
    QVLPCLDX  = 1292,
1308
    QVLPCLSX  = 1293,
1309
    QVLPCLSXint = 1294,
1310
    QVLPCRDX  = 1295,
1311
    QVLPCRSX  = 1296,
1312
    QVSTFCDUX = 1297,
1313
    QVSTFCDUXA  = 1298,
1314
    QVSTFCDUXI  = 1299,
1315
    QVSTFCDUXIA = 1300,
1316
    QVSTFCDX  = 1301,
1317
    QVSTFCDXA = 1302,
1318
    QVSTFCDXI = 1303,
1319
    QVSTFCDXIA  = 1304,
1320
    QVSTFCSUX = 1305,
1321
    QVSTFCSUXA  = 1306,
1322
    QVSTFCSUXI  = 1307,
1323
    QVSTFCSUXIA = 1308,
1324
    QVSTFCSX  = 1309,
1325
    QVSTFCSXA = 1310,
1326
    QVSTFCSXI = 1311,
1327
    QVSTFCSXIA  = 1312,
1328
    QVSTFCSXs = 1313,
1329
    QVSTFDUX  = 1314,
1330
    QVSTFDUXA = 1315,
1331
    QVSTFDUXI = 1316,
1332
    QVSTFDUXIA  = 1317,
1333
    QVSTFDX = 1318,
1334
    QVSTFDXA  = 1319,
1335
    QVSTFDXI  = 1320,
1336
    QVSTFDXIA = 1321,
1337
    QVSTFDXb  = 1322,
1338
    QVSTFIWX  = 1323,
1339
    QVSTFIWXA = 1324,
1340
    QVSTFSUX  = 1325,
1341
    QVSTFSUXA = 1326,
1342
    QVSTFSUXI = 1327,
1343
    QVSTFSUXIA  = 1328,
1344
    QVSTFSUXs = 1329,
1345
    QVSTFSX = 1330,
1346
    QVSTFSXA  = 1331,
1347
    QVSTFSXI  = 1332,
1348
    QVSTFSXIA = 1333,
1349
    QVSTFSXs  = 1334,
1350
    RESTORE_CR  = 1335,
1351
    RESTORE_CRBIT = 1336,
1352
    RESTORE_VRSAVE  = 1337,
1353
    RFCI  = 1338,
1354
    RFDI  = 1339,
1355
    RFEBB = 1340,
1356
    RFI = 1341,
1357
    RFID  = 1342,
1358
    RFMCI = 1343,
1359
    RLDCL = 1344,
1360
    RLDCLo  = 1345,
1361
    RLDCR = 1346,
1362
    RLDCRo  = 1347,
1363
    RLDIC = 1348,
1364
    RLDICL  = 1349,
1365
    RLDICL_32 = 1350,
1366
    RLDICL_32_64  = 1351,
1367
    RLDICL_32o  = 1352,
1368
    RLDICLo = 1353,
1369
    RLDICR  = 1354,
1370
    RLDICR_32 = 1355,
1371
    RLDICRo = 1356,
1372
    RLDICo  = 1357,
1373
    RLDIMI  = 1358,
1374
    RLDIMIo = 1359,
1375
    RLWIMI  = 1360,
1376
    RLWIMI8 = 1361,
1377
    RLWIMI8o  = 1362,
1378
    RLWIMIo = 1363,
1379
    RLWINM  = 1364,
1380
    RLWINM8 = 1365,
1381
    RLWINM8o  = 1366,
1382
    RLWINMo = 1367,
1383
    RLWNM = 1368,
1384
    RLWNM8  = 1369,
1385
    RLWNM8o = 1370,
1386
    RLWNMo  = 1371,
1387
    ReadTB  = 1372,
1388
    SC  = 1373,
1389
    SELECT_CC_F16 = 1374,
1390
    SELECT_CC_F4  = 1375,
1391
    SELECT_CC_F8  = 1376,
1392
    SELECT_CC_I4  = 1377,
1393
    SELECT_CC_I8  = 1378,
1394
    SELECT_CC_QBRC  = 1379,
1395
    SELECT_CC_QFRC  = 1380,
1396
    SELECT_CC_QSRC  = 1381,
1397
    SELECT_CC_SPE = 1382,
1398
    SELECT_CC_SPE4  = 1383,
1399
    SELECT_CC_VRRC  = 1384,
1400
    SELECT_CC_VSFRC = 1385,
1401
    SELECT_CC_VSRC  = 1386,
1402
    SELECT_CC_VSSRC = 1387,
1403
    SELECT_F16  = 1388,
1404
    SELECT_F4 = 1389,
1405
    SELECT_F8 = 1390,
1406
    SELECT_I4 = 1391,
1407
    SELECT_I8 = 1392,
1408
    SELECT_QBRC = 1393,
1409
    SELECT_QFRC = 1394,
1410
    SELECT_QSRC = 1395,
1411
    SELECT_SPE  = 1396,
1412
    SELECT_SPE4 = 1397,
1413
    SELECT_VRRC = 1398,
1414
    SELECT_VSFRC  = 1399,
1415
    SELECT_VSRC = 1400,
1416
    SELECT_VSSRC  = 1401,
1417
    SETB  = 1402,
1418
    SLBIA = 1403,
1419
    SLBIE = 1404,
1420
    SLBIEG  = 1405,
1421
    SLBMFEE = 1406,
1422
    SLBMFEV = 1407,
1423
    SLBMTE  = 1408,
1424
    SLBSYNC = 1409,
1425
    SLD = 1410,
1426
    SLDo  = 1411,
1427
    SLW = 1412,
1428
    SLW8  = 1413,
1429
    SLW8o = 1414,
1430
    SLWo  = 1415,
1431
    SPELWZ  = 1416,
1432
    SPELWZX = 1417,
1433
    SPESTW  = 1418,
1434
    SPESTWX = 1419,
1435
    SPILL_CR  = 1420,
1436
    SPILL_CRBIT = 1421,
1437
    SPILL_VRSAVE  = 1422,
1438
    SRAD  = 1423,
1439
    SRADI = 1424,
1440
    SRADI_32  = 1425,
1441
    SRADIo  = 1426,
1442
    SRADo = 1427,
1443
    SRAW  = 1428,
1444
    SRAWI = 1429,
1445
    SRAWIo  = 1430,
1446
    SRAWo = 1431,
1447
    SRD = 1432,
1448
    SRDo  = 1433,
1449
    SRW = 1434,
1450
    SRW8  = 1435,
1451
    SRW8o = 1436,
1452
    SRWo  = 1437,
1453
    STB = 1438,
1454
    STB8  = 1439,
1455
    STBCIX  = 1440,
1456
    STBCX = 1441,
1457
    STBEPX  = 1442,
1458
    STBU  = 1443,
1459
    STBU8 = 1444,
1460
    STBUX = 1445,
1461
    STBUX8  = 1446,
1462
    STBX  = 1447,
1463
    STBX8 = 1448,
1464
    STBXTLS = 1449,
1465
    STBXTLS_  = 1450,
1466
    STBXTLS_32  = 1451,
1467
    STD = 1452,
1468
    STDAT = 1453,
1469
    STDBRX  = 1454,
1470
    STDCIX  = 1455,
1471
    STDCX = 1456,
1472
    STDU  = 1457,
1473
    STDUX = 1458,
1474
    STDX  = 1459,
1475
    STDXTLS = 1460,
1476
    STDXTLS_  = 1461,
1477
    STFD  = 1462,
1478
    STFDEPX = 1463,
1479
    STFDU = 1464,
1480
    STFDUX  = 1465,
1481
    STFDX = 1466,
1482
    STFIWX  = 1467,
1483
    STFS  = 1468,
1484
    STFSU = 1469,
1485
    STFSUX  = 1470,
1486
    STFSX = 1471,
1487
    STH = 1472,
1488
    STH8  = 1473,
1489
    STHBRX  = 1474,
1490
    STHCIX  = 1475,
1491
    STHCX = 1476,
1492
    STHEPX  = 1477,
1493
    STHU  = 1478,
1494
    STHU8 = 1479,
1495
    STHUX = 1480,
1496
    STHUX8  = 1481,
1497
    STHX  = 1482,
1498
    STHX8 = 1483,
1499
    STHXTLS = 1484,
1500
    STHXTLS_  = 1485,
1501
    STHXTLS_32  = 1486,
1502
    STMW  = 1487,
1503
    STOP  = 1488,
1504
    STSWI = 1489,
1505
    STVEBX  = 1490,
1506
    STVEHX  = 1491,
1507
    STVEWX  = 1492,
1508
    STVX  = 1493,
1509
    STVXL = 1494,
1510
    STW = 1495,
1511
    STW8  = 1496,
1512
    STWAT = 1497,
1513
    STWBRX  = 1498,
1514
    STWCIX  = 1499,
1515
    STWCX = 1500,
1516
    STWEPX  = 1501,
1517
    STWU  = 1502,
1518
    STWU8 = 1503,
1519
    STWUX = 1504,
1520
    STWUX8  = 1505,
1521
    STWX  = 1506,
1522
    STWX8 = 1507,
1523
    STWXTLS = 1508,
1524
    STWXTLS_  = 1509,
1525
    STWXTLS_32  = 1510,
1526
    STXSD = 1511,
1527
    STXSDX  = 1512,
1528
    STXSIBX = 1513,
1529
    STXSIBXv  = 1514,
1530
    STXSIHX = 1515,
1531
    STXSIHXv  = 1516,
1532
    STXSIWX = 1517,
1533
    STXSSP  = 1518,
1534
    STXSSPX = 1519,
1535
    STXV  = 1520,
1536
    STXVB16X  = 1521,
1537
    STXVD2X = 1522,
1538
    STXVH8X = 1523,
1539
    STXVL = 1524,
1540
    STXVLL  = 1525,
1541
    STXVW4X = 1526,
1542
    STXVX = 1527,
1543
    SUBF  = 1528,
1544
    SUBF8 = 1529,
1545
    SUBF8o  = 1530,
1546
    SUBFC = 1531,
1547
    SUBFC8  = 1532,
1548
    SUBFC8o = 1533,
1549
    SUBFCo  = 1534,
1550
    SUBFE = 1535,
1551
    SUBFE8  = 1536,
1552
    SUBFE8o = 1537,
1553
    SUBFEo  = 1538,
1554
    SUBFIC  = 1539,
1555
    SUBFIC8 = 1540,
1556
    SUBFME  = 1541,
1557
    SUBFME8 = 1542,
1558
    SUBFME8o  = 1543,
1559
    SUBFMEo = 1544,
1560
    SUBFZE  = 1545,
1561
    SUBFZE8 = 1546,
1562
    SUBFZE8o  = 1547,
1563
    SUBFZEo = 1548,
1564
    SUBFo = 1549,
1565
    SYNC  = 1550,
1566
    TABORT  = 1551,
1567
    TABORTDC  = 1552,
1568
    TABORTDCI = 1553,
1569
    TABORTWC  = 1554,
1570
    TABORTWCI = 1555,
1571
    TAILB = 1556,
1572
    TAILB8  = 1557,
1573
    TAILBA  = 1558,
1574
    TAILBA8 = 1559,
1575
    TAILBCTR  = 1560,
1576
    TAILBCTR8 = 1561,
1577
    TBEGIN  = 1562,
1578
    TCHECK  = 1563,
1579
    TCHECK_RET  = 1564,
1580
    TCRETURNai  = 1565,
1581
    TCRETURNai8 = 1566,
1582
    TCRETURNdi  = 1567,
1583
    TCRETURNdi8 = 1568,
1584
    TCRETURNri  = 1569,
1585
    TCRETURNri8 = 1570,
1586
    TD  = 1571,
1587
    TDI = 1572,
1588
    TEND  = 1573,
1589
    TLBIA = 1574,
1590
    TLBIE = 1575,
1591
    TLBIEL  = 1576,
1592
    TLBIVAX = 1577,
1593
    TLBLD = 1578,
1594
    TLBLI = 1579,
1595
    TLBRE = 1580,
1596
    TLBRE2  = 1581,
1597
    TLBSX = 1582,
1598
    TLBSX2  = 1583,
1599
    TLBSX2D = 1584,
1600
    TLBSYNC = 1585,
1601
    TLBWE = 1586,
1602
    TLBWE2  = 1587,
1603
    TRAP  = 1588,
1604
    TRECHKPT  = 1589,
1605
    TRECLAIM  = 1590,
1606
    TSR = 1591,
1607
    TW  = 1592,
1608
    TWI = 1593,
1609
    UPDATE_VRSAVE = 1594,
1610
    UpdateGBR = 1595,
1611
    VABSDUB = 1596,
1612
    VABSDUH = 1597,
1613
    VABSDUW = 1598,
1614
    VADDCUQ = 1599,
1615
    VADDCUW = 1600,
1616
    VADDECUQ  = 1601,
1617
    VADDEUQM  = 1602,
1618
    VADDFP  = 1603,
1619
    VADDSBS = 1604,
1620
    VADDSHS = 1605,
1621
    VADDSWS = 1606,
1622
    VADDUBM = 1607,
1623
    VADDUBS = 1608,
1624
    VADDUDM = 1609,
1625
    VADDUHM = 1610,
1626
    VADDUHS = 1611,
1627
    VADDUQM = 1612,
1628
    VADDUWM = 1613,
1629
    VADDUWS = 1614,
1630
    VAND  = 1615,
1631
    VANDC = 1616,
1632
    VAVGSB  = 1617,
1633
    VAVGSH  = 1618,
1634
    VAVGSW  = 1619,
1635
    VAVGUB  = 1620,
1636
    VAVGUH  = 1621,
1637
    VAVGUW  = 1622,
1638
    VBPERMD = 1623,
1639
    VBPERMQ = 1624,
1640
    VCFSX = 1625,
1641
    VCFSX_0 = 1626,
1642
    VCFUX = 1627,
1643
    VCFUX_0 = 1628,
1644
    VCIPHER = 1629,
1645
    VCIPHERLAST = 1630,
1646
    VCLZB = 1631,
1647
    VCLZD = 1632,
1648
    VCLZH = 1633,
1649
    VCLZLSBB  = 1634,
1650
    VCLZW = 1635,
1651
    VCMPBFP = 1636,
1652
    VCMPBFPo  = 1637,
1653
    VCMPEQFP  = 1638,
1654
    VCMPEQFPo = 1639,
1655
    VCMPEQUB  = 1640,
1656
    VCMPEQUBo = 1641,
1657
    VCMPEQUD  = 1642,
1658
    VCMPEQUDo = 1643,
1659
    VCMPEQUH  = 1644,
1660
    VCMPEQUHo = 1645,
1661
    VCMPEQUW  = 1646,
1662
    VCMPEQUWo = 1647,
1663
    VCMPGEFP  = 1648,
1664
    VCMPGEFPo = 1649,
1665
    VCMPGTFP  = 1650,
1666
    VCMPGTFPo = 1651,
1667
    VCMPGTSB  = 1652,
1668
    VCMPGTSBo = 1653,
1669
    VCMPGTSD  = 1654,
1670
    VCMPGTSDo = 1655,
1671
    VCMPGTSH  = 1656,
1672
    VCMPGTSHo = 1657,
1673
    VCMPGTSW  = 1658,
1674
    VCMPGTSWo = 1659,
1675
    VCMPGTUB  = 1660,
1676
    VCMPGTUBo = 1661,
1677
    VCMPGTUD  = 1662,
1678
    VCMPGTUDo = 1663,
1679
    VCMPGTUH  = 1664,
1680
    VCMPGTUHo = 1665,
1681
    VCMPGTUW  = 1666,
1682
    VCMPGTUWo = 1667,
1683
    VCMPNEB = 1668,
1684
    VCMPNEBo  = 1669,
1685
    VCMPNEH = 1670,
1686
    VCMPNEHo  = 1671,
1687
    VCMPNEW = 1672,
1688
    VCMPNEWo  = 1673,
1689
    VCMPNEZB  = 1674,
1690
    VCMPNEZBo = 1675,
1691
    VCMPNEZH  = 1676,
1692
    VCMPNEZHo = 1677,
1693
    VCMPNEZW  = 1678,
1694
    VCMPNEZWo = 1679,
1695
    VCTSXS  = 1680,
1696
    VCTSXS_0  = 1681,
1697
    VCTUXS  = 1682,
1698
    VCTUXS_0  = 1683,
1699
    VCTZB = 1684,
1700
    VCTZD = 1685,
1701
    VCTZH = 1686,
1702
    VCTZLSBB  = 1687,
1703
    VCTZW = 1688,
1704
    VEQV  = 1689,
1705
    VEXPTEFP  = 1690,
1706
    VEXTRACTD = 1691,
1707
    VEXTRACTUB  = 1692,
1708
    VEXTRACTUH  = 1693,
1709
    VEXTRACTUW  = 1694,
1710
    VEXTSB2D  = 1695,
1711
    VEXTSB2Ds = 1696,
1712
    VEXTSB2W  = 1697,
1713
    VEXTSB2Ws = 1698,
1714
    VEXTSH2D  = 1699,
1715
    VEXTSH2Ds = 1700,
1716
    VEXTSH2W  = 1701,
1717
    VEXTSH2Ws = 1702,
1718
    VEXTSW2D  = 1703,
1719
    VEXTSW2Ds = 1704,
1720
    VEXTUBLX  = 1705,
1721
    VEXTUBRX  = 1706,
1722
    VEXTUHLX  = 1707,
1723
    VEXTUHRX  = 1708,
1724
    VEXTUWLX  = 1709,
1725
    VEXTUWRX  = 1710,
1726
    VGBBD = 1711,
1727
    VINSERTB  = 1712,
1728
    VINSERTD  = 1713,
1729
    VINSERTH  = 1714,
1730
    VINSERTW  = 1715,
1731
    VLOGEFP = 1716,
1732
    VMADDFP = 1717,
1733
    VMAXFP  = 1718,
1734
    VMAXSB  = 1719,
1735
    VMAXSD  = 1720,
1736
    VMAXSH  = 1721,
1737
    VMAXSW  = 1722,
1738
    VMAXUB  = 1723,
1739
    VMAXUD  = 1724,
1740
    VMAXUH  = 1725,
1741
    VMAXUW  = 1726,
1742
    VMHADDSHS = 1727,
1743
    VMHRADDSHS  = 1728,
1744
    VMINFP  = 1729,
1745
    VMINSB  = 1730,
1746
    VMINSD  = 1731,
1747
    VMINSH  = 1732,
1748
    VMINSW  = 1733,
1749
    VMINUB  = 1734,
1750
    VMINUD  = 1735,
1751
    VMINUH  = 1736,
1752
    VMINUW  = 1737,
1753
    VMLADDUHM = 1738,
1754
    VMRGEW  = 1739,
1755
    VMRGHB  = 1740,
1756
    VMRGHH  = 1741,
1757
    VMRGHW  = 1742,
1758
    VMRGLB  = 1743,
1759
    VMRGLH  = 1744,
1760
    VMRGLW  = 1745,
1761
    VMRGOW  = 1746,
1762
    VMSUMMBM  = 1747,
1763
    VMSUMSHM  = 1748,
1764
    VMSUMSHS  = 1749,
1765
    VMSUMUBM  = 1750,
1766
    VMSUMUHM  = 1751,
1767
    VMSUMUHS  = 1752,
1768
    VMUL10CUQ = 1753,
1769
    VMUL10ECUQ  = 1754,
1770
    VMUL10EUQ = 1755,
1771
    VMUL10UQ  = 1756,
1772
    VMULESB = 1757,
1773
    VMULESH = 1758,
1774
    VMULESW = 1759,
1775
    VMULEUB = 1760,
1776
    VMULEUH = 1761,
1777
    VMULEUW = 1762,
1778
    VMULOSB = 1763,
1779
    VMULOSH = 1764,
1780
    VMULOSW = 1765,
1781
    VMULOUB = 1766,
1782
    VMULOUH = 1767,
1783
    VMULOUW = 1768,
1784
    VMULUWM = 1769,
1785
    VNAND = 1770,
1786
    VNCIPHER  = 1771,
1787
    VNCIPHERLAST  = 1772,
1788
    VNEGD = 1773,
1789
    VNEGW = 1774,
1790
    VNMSUBFP  = 1775,
1791
    VNOR  = 1776,
1792
    VOR = 1777,
1793
    VORC  = 1778,
1794
    VPERM = 1779,
1795
    VPERMR  = 1780,
1796
    VPERMXOR  = 1781,
1797
    VPKPX = 1782,
1798
    VPKSDSS = 1783,
1799
    VPKSDUS = 1784,
1800
    VPKSHSS = 1785,
1801
    VPKSHUS = 1786,
1802
    VPKSWSS = 1787,
1803
    VPKSWUS = 1788,
1804
    VPKUDUM = 1789,
1805
    VPKUDUS = 1790,
1806
    VPKUHUM = 1791,
1807
    VPKUHUS = 1792,
1808
    VPKUWUM = 1793,
1809
    VPKUWUS = 1794,
1810
    VPMSUMB = 1795,
1811
    VPMSUMD = 1796,
1812
    VPMSUMH = 1797,
1813
    VPMSUMW = 1798,
1814
    VPOPCNTB  = 1799,
1815
    VPOPCNTD  = 1800,
1816
    VPOPCNTH  = 1801,
1817
    VPOPCNTW  = 1802,
1818
    VPRTYBD = 1803,
1819
    VPRTYBQ = 1804,
1820
    VPRTYBW = 1805,
1821
    VREFP = 1806,
1822
    VRFIM = 1807,
1823
    VRFIN = 1808,
1824
    VRFIP = 1809,
1825
    VRFIZ = 1810,
1826
    VRLB  = 1811,
1827
    VRLD  = 1812,
1828
    VRLDMI  = 1813,
1829
    VRLDNM  = 1814,
1830
    VRLH  = 1815,
1831
    VRLW  = 1816,
1832
    VRLWMI  = 1817,
1833
    VRLWNM  = 1818,
1834
    VRSQRTEFP = 1819,
1835
    VSBOX = 1820,
1836
    VSEL  = 1821,
1837
    VSHASIGMAD  = 1822,
1838
    VSHASIGMAW  = 1823,
1839
    VSL = 1824,
1840
    VSLB  = 1825,
1841
    VSLD  = 1826,
1842
    VSLDOI  = 1827,
1843
    VSLH  = 1828,
1844
    VSLO  = 1829,
1845
    VSLV  = 1830,
1846
    VSLW  = 1831,
1847
    VSPLTB  = 1832,
1848
    VSPLTBs = 1833,
1849
    VSPLTH  = 1834,
1850
    VSPLTHs = 1835,
1851
    VSPLTISB  = 1836,
1852
    VSPLTISH  = 1837,
1853
    VSPLTISW  = 1838,
1854
    VSPLTW  = 1839,
1855
    VSR = 1840,
1856
    VSRAB = 1841,
1857
    VSRAD = 1842,
1858
    VSRAH = 1843,
1859
    VSRAW = 1844,
1860
    VSRB  = 1845,
1861
    VSRD  = 1846,
1862
    VSRH  = 1847,
1863
    VSRO  = 1848,
1864
    VSRV  = 1849,
1865
    VSRW  = 1850,
1866
    VSUBCUQ = 1851,
1867
    VSUBCUW = 1852,
1868
    VSUBECUQ  = 1853,
1869
    VSUBEUQM  = 1854,
1870
    VSUBFP  = 1855,
1871
    VSUBSBS = 1856,
1872
    VSUBSHS = 1857,
1873
    VSUBSWS = 1858,
1874
    VSUBUBM = 1859,
1875
    VSUBUBS = 1860,
1876
    VSUBUDM = 1861,
1877
    VSUBUHM = 1862,
1878
    VSUBUHS = 1863,
1879
    VSUBUQM = 1864,
1880
    VSUBUWM = 1865,
1881
    VSUBUWS = 1866,
1882
    VSUM2SWS  = 1867,
1883
    VSUM4SBS  = 1868,
1884
    VSUM4SHS  = 1869,
1885
    VSUM4UBS  = 1870,
1886
    VSUMSWS = 1871,
1887
    VUPKHPX = 1872,
1888
    VUPKHSB = 1873,
1889
    VUPKHSH = 1874,
1890
    VUPKHSW = 1875,
1891
    VUPKLPX = 1876,
1892
    VUPKLSB = 1877,
1893
    VUPKLSH = 1878,
1894
    VUPKLSW = 1879,
1895
    VXOR  = 1880,
1896
    V_SET0  = 1881,
1897
    V_SET0B = 1882,
1898
    V_SET0H = 1883,
1899
    V_SETALLONES  = 1884,
1900
    V_SETALLONESB = 1885,
1901
    V_SETALLONESH = 1886,
1902
    WAIT  = 1887,
1903
    WRTEE = 1888,
1904
    WRTEEI  = 1889,
1905
    XOR = 1890,
1906
    XOR8  = 1891,
1907
    XOR8o = 1892,
1908
    XORI  = 1893,
1909
    XORI8 = 1894,
1910
    XORIS = 1895,
1911
    XORIS8  = 1896,
1912
    XORo  = 1897,
1913
    XSABSDP = 1898,
1914
    XSABSQP = 1899,
1915
    XSADDDP = 1900,
1916
    XSADDQP = 1901,
1917
    XSADDQPO  = 1902,
1918
    XSADDSP = 1903,
1919
    XSCMPEQDP = 1904,
1920
    XSCMPEXPDP  = 1905,
1921
    XSCMPEXPQP  = 1906,
1922
    XSCMPGEDP = 1907,
1923
    XSCMPGTDP = 1908,
1924
    XSCMPODP  = 1909,
1925
    XSCMPOQP  = 1910,
1926
    XSCMPUDP  = 1911,
1927
    XSCMPUQP  = 1912,
1928
    XSCPSGNDP = 1913,
1929
    XSCPSGNQP = 1914,
1930
    XSCVDPHP  = 1915,
1931
    XSCVDPQP  = 1916,
1932
    XSCVDPSP  = 1917,
1933
    XSCVDPSPN = 1918,
1934
    XSCVDPSXDS  = 1919,
1935
    XSCVDPSXDSs = 1920,
1936
    XSCVDPSXWS  = 1921,
1937
    XSCVDPSXWSs = 1922,
1938
    XSCVDPUXDS  = 1923,
1939
    XSCVDPUXDSs = 1924,
1940
    XSCVDPUXWS  = 1925,
1941
    XSCVDPUXWSs = 1926,
1942
    XSCVHPDP  = 1927,
1943
    XSCVQPDP  = 1928,
1944
    XSCVQPDPO = 1929,
1945
    XSCVQPSDZ = 1930,
1946
    XSCVQPSWZ = 1931,
1947
    XSCVQPUDZ = 1932,
1948
    XSCVQPUWZ = 1933,
1949
    XSCVSDQP  = 1934,
1950
    XSCVSPDP  = 1935,
1951
    XSCVSPDPN = 1936,
1952
    XSCVSXDDP = 1937,
1953
    XSCVSXDSP = 1938,
1954
    XSCVUDQP  = 1939,
1955
    XSCVUXDDP = 1940,
1956
    XSCVUXDSP = 1941,
1957
    XSDIVDP = 1942,
1958
    XSDIVQP = 1943,
1959
    XSDIVQPO  = 1944,
1960
    XSDIVSP = 1945,
1961
    XSIEXPDP  = 1946,
1962
    XSIEXPQP  = 1947,
1963
    XSMADDADP = 1948,
1964
    XSMADDASP = 1949,
1965
    XSMADDMDP = 1950,
1966
    XSMADDMSP = 1951,
1967
    XSMADDQP  = 1952,
1968
    XSMADDQPO = 1953,
1969
    XSMAXCDP  = 1954,
1970
    XSMAXDP = 1955,
1971
    XSMAXJDP  = 1956,
1972
    XSMINCDP  = 1957,
1973
    XSMINDP = 1958,
1974
    XSMINJDP  = 1959,
1975
    XSMSUBADP = 1960,
1976
    XSMSUBASP = 1961,
1977
    XSMSUBMDP = 1962,
1978
    XSMSUBMSP = 1963,
1979
    XSMSUBQP  = 1964,
1980
    XSMSUBQPO = 1965,
1981
    XSMULDP = 1966,
1982
    XSMULQP = 1967,
1983
    XSMULQPO  = 1968,
1984
    XSMULSP = 1969,
1985
    XSNABSDP  = 1970,
1986
    XSNABSQP  = 1971,
1987
    XSNEGDP = 1972,
1988
    XSNEGQP = 1973,
1989
    XSNMADDADP  = 1974,
1990
    XSNMADDASP  = 1975,
1991
    XSNMADDMDP  = 1976,
1992
    XSNMADDMSP  = 1977,
1993
    XSNMADDQP = 1978,
1994
    XSNMADDQPO  = 1979,
1995
    XSNMSUBADP  = 1980,
1996
    XSNMSUBASP  = 1981,
1997
    XSNMSUBMDP  = 1982,
1998
    XSNMSUBMSP  = 1983,
1999
    XSNMSUBQP = 1984,
2000
    XSNMSUBQPO  = 1985,
2001
    XSRDPI  = 1986,
2002
    XSRDPIC = 1987,
2003
    XSRDPIM = 1988,
2004
    XSRDPIP = 1989,
2005
    XSRDPIZ = 1990,
2006
    XSREDP  = 1991,
2007
    XSRESP  = 1992,
2008
    XSRQPI  = 1993,
2009
    XSRQPIX = 1994,
2010
    XSRQPXP = 1995,
2011
    XSRSP = 1996,
2012
    XSRSQRTEDP  = 1997,
2013
    XSRSQRTESP  = 1998,
2014
    XSSQRTDP  = 1999,
2015
    XSSQRTQP  = 2000,
2016
    XSSQRTQPO = 2001,
2017
    XSSQRTSP  = 2002,
2018
    XSSUBDP = 2003,
2019
    XSSUBQP = 2004,
2020
    XSSUBQPO  = 2005,
2021
    XSSUBSP = 2006,
2022
    XSTDIVDP  = 2007,
2023
    XSTSQRTDP = 2008,
2024
    XSTSTDCDP = 2009,
2025
    XSTSTDCQP = 2010,
2026
    XSTSTDCSP = 2011,
2027
    XSXEXPDP  = 2012,
2028
    XSXEXPQP  = 2013,
2029
    XSXSIGDP  = 2014,
2030
    XSXSIGQP  = 2015,
2031
    XVABSDP = 2016,
2032
    XVABSSP = 2017,
2033
    XVADDDP = 2018,
2034
    XVADDSP = 2019,
2035
    XVCMPEQDP = 2020,
2036
    XVCMPEQDPo  = 2021,
2037
    XVCMPEQSP = 2022,
2038
    XVCMPEQSPo  = 2023,
2039
    XVCMPGEDP = 2024,
2040
    XVCMPGEDPo  = 2025,
2041
    XVCMPGESP = 2026,
2042
    XVCMPGESPo  = 2027,
2043
    XVCMPGTDP = 2028,
2044
    XVCMPGTDPo  = 2029,
2045
    XVCMPGTSP = 2030,
2046
    XVCMPGTSPo  = 2031,
2047
    XVCPSGNDP = 2032,
2048
    XVCPSGNSP = 2033,
2049
    XVCVDPSP  = 2034,
2050
    XVCVDPSXDS  = 2035,
2051
    XVCVDPSXWS  = 2036,
2052
    XVCVDPUXDS  = 2037,
2053
    XVCVDPUXWS  = 2038,
2054
    XVCVHPSP  = 2039,
2055
    XVCVSPDP  = 2040,
2056
    XVCVSPHP  = 2041,
2057
    XVCVSPSXDS  = 2042,
2058
    XVCVSPSXWS  = 2043,
2059
    XVCVSPUXDS  = 2044,
2060
    XVCVSPUXWS  = 2045,
2061
    XVCVSXDDP = 2046,
2062
    XVCVSXDSP = 2047,
2063
    XVCVSXWDP = 2048,
2064
    XVCVSXWSP = 2049,
2065
    XVCVUXDDP = 2050,
2066
    XVCVUXDSP = 2051,
2067
    XVCVUXWDP = 2052,
2068
    XVCVUXWSP = 2053,
2069
    XVDIVDP = 2054,
2070
    XVDIVSP = 2055,
2071
    XVIEXPDP  = 2056,
2072
    XVIEXPSP  = 2057,
2073
    XVMADDADP = 2058,
2074
    XVMADDASP = 2059,
2075
    XVMADDMDP = 2060,
2076
    XVMADDMSP = 2061,
2077
    XVMAXDP = 2062,
2078
    XVMAXSP = 2063,
2079
    XVMINDP = 2064,
2080
    XVMINSP = 2065,
2081
    XVMSUBADP = 2066,
2082
    XVMSUBASP = 2067,
2083
    XVMSUBMDP = 2068,
2084
    XVMSUBMSP = 2069,
2085
    XVMULDP = 2070,
2086
    XVMULSP = 2071,
2087
    XVNABSDP  = 2072,
2088
    XVNABSSP  = 2073,
2089
    XVNEGDP = 2074,
2090
    XVNEGSP = 2075,
2091
    XVNMADDADP  = 2076,
2092
    XVNMADDASP  = 2077,
2093
    XVNMADDMDP  = 2078,
2094
    XVNMADDMSP  = 2079,
2095
    XVNMSUBADP  = 2080,
2096
    XVNMSUBASP  = 2081,
2097
    XVNMSUBMDP  = 2082,
2098
    XVNMSUBMSP  = 2083,
2099
    XVRDPI  = 2084,
2100
    XVRDPIC = 2085,
2101
    XVRDPIM = 2086,
2102
    XVRDPIP = 2087,
2103
    XVRDPIZ = 2088,
2104
    XVREDP  = 2089,
2105
    XVRESP  = 2090,
2106
    XVRSPI  = 2091,
2107
    XVRSPIC = 2092,
2108
    XVRSPIM = 2093,
2109
    XVRSPIP = 2094,
2110
    XVRSPIZ = 2095,
2111
    XVRSQRTEDP  = 2096,
2112
    XVRSQRTESP  = 2097,
2113
    XVSQRTDP  = 2098,
2114
    XVSQRTSP  = 2099,
2115
    XVSUBDP = 2100,
2116
    XVSUBSP = 2101,
2117
    XVTDIVDP  = 2102,
2118
    XVTDIVSP  = 2103,
2119
    XVTSQRTDP = 2104,
2120
    XVTSQRTSP = 2105,
2121
    XVTSTDCDP = 2106,
2122
    XVTSTDCSP = 2107,
2123
    XVXEXPDP  = 2108,
2124
    XVXEXPSP  = 2109,
2125
    XVXSIGDP  = 2110,
2126
    XVXSIGSP  = 2111,
2127
    XXBRD = 2112,
2128
    XXBRH = 2113,
2129
    XXBRQ = 2114,
2130
    XXBRW = 2115,
2131
    XXEXTRACTUW = 2116,
2132
    XXINSERTW = 2117,
2133
    XXLAND  = 2118,
2134
    XXLANDC = 2119,
2135
    XXLEQV  = 2120,
2136
    XXLNAND = 2121,
2137
    XXLNOR  = 2122,
2138
    XXLOR = 2123,
2139
    XXLORC  = 2124,
2140
    XXLORf  = 2125,
2141
    XXLXOR  = 2126,
2142
    XXLXORdpz = 2127,
2143
    XXLXORspz = 2128,
2144
    XXLXORz = 2129,
2145
    XXMRGHW = 2130,
2146
    XXMRGLW = 2131,
2147
    XXPERM  = 2132,
2148
    XXPERMDI  = 2133,
2149
    XXPERMDIs = 2134,
2150
    XXPERMR = 2135,
2151
    XXSEL = 2136,
2152
    XXSLDWI = 2137,
2153
    XXSPLTIB  = 2138,
2154
    XXSPLTW = 2139,
2155
    XXSPLTWs  = 2140,
2156
    gBC = 2141,
2157
    gBCA  = 2142,
2158
    gBCAat  = 2143,
2159
    gBCCTR  = 2144,
2160
    gBCCTRL = 2145,
2161
    gBCL  = 2146,
2162
    gBCLA = 2147,
2163
    gBCLAat = 2148,
2164
    gBCLR = 2149,
2165
    gBCLRL  = 2150,
2166
    gBCLat  = 2151,
2167
    gBCat = 2152,
2168
    INSTRUCTION_LIST_END = 2153
2169
  };
2170
2171
} // end PPC namespace
2172
} // end llvm namespace
2173
#endif // GET_INSTRINFO_ENUM
2174
2175
#ifdef GET_INSTRINFO_SCHED_ENUM
2176
#undef GET_INSTRINFO_SCHED_ENUM
2177
namespace llvm {
2178
2179
namespace PPC {
2180
namespace Sched {
2181
  enum {
2182
    NoInstrModel  = 0,
2183
    IIC_LdStSync  = 1,
2184
    IIC_IntSimple = 2,
2185
    IIC_IntGeneral  = 3,
2186
    IIC_BrB = 4,
2187
    IIC_VecFP = 5,
2188
    IIC_IntCompare  = 6,
2189
    IIC_SprABORT  = 7,
2190
    IIC_LdStCOPY  = 8,
2191
    IIC_LdStPASTE = 9,
2192
    IIC_BrCR  = 10,
2193
    IIC_LdStLD  = 11,
2194
    IIC_LdStDCBF  = 12,
2195
    IIC_LdStLoad  = 13,
2196
    IIC_IntDivD = 14,
2197
    IIC_IntDivW = 15,
2198
    IIC_FPDGeneral  = 16,
2199
    IIC_FPAddSub  = 17,
2200
    IIC_FPDivD  = 18,
2201
    IIC_FPSGeneral  = 19,
2202
    IIC_FPCompare = 20,
2203
    IIC_FPGeneral = 21,
2204
    IIC_VecGeneral  = 22,
2205
    IIC_VecComplex  = 23,
2206
    IIC_LdStStore = 24,
2207
    IIC_IntRotateDI = 25,
2208
    IIC_FPDivS  = 26,
2209
    IIC_FPFused = 27,
2210
    IIC_FPSqrtD = 28,
2211
    IIC_FPSqrtS = 29,
2212
    IIC_LdStICBI  = 30,
2213
    IIC_IntISEL = 31,
2214
    IIC_SprISYNC  = 32,
2215
    IIC_LdStLWARX = 33,
2216
    IIC_LdStLoadUpd = 34,
2217
    IIC_LdStLoadUpdX  = 35,
2218
    IIC_LdStLDARX = 36,
2219
    IIC_LdStLDU = 37,
2220
    IIC_LdStLDUX  = 38,
2221
    IIC_LdStLFD = 39,
2222
    IIC_LdStLFDU  = 40,
2223
    IIC_LdStLFDUX = 41,
2224
    IIC_LdStLHA = 42,
2225
    IIC_LdStLHAU  = 43,
2226
    IIC_LdStLHAUX = 44,
2227
    IIC_LdStLMW = 45,
2228
    IIC_LdStLWA = 46,
2229
    IIC_IntMulHD  = 47,
2230
    IIC_BrMCR = 48,
2231
    IIC_BrMCRX  = 49,
2232
    IIC_SprMFCR = 50,
2233
    IIC_SprMFSPR  = 51,
2234
    IIC_IntMFFS = 52,
2235
    IIC_SprMFMSR  = 53,
2236
    IIC_SprMFCRF  = 54,
2237
    IIC_SprMFPMR  = 55,
2238
    IIC_SprMFSR = 56,
2239
    IIC_SprMFTB = 57,
2240
    IIC_SprMSGSYNC  = 58,
2241
    IIC_SprMTSPR  = 59,
2242
    IIC_IntMTFSB0 = 60,
2243
    IIC_SprMTMSR  = 61,
2244
    IIC_SprMTMSRD = 62,
2245
    IIC_SprMTPMR  = 63,
2246
    IIC_SprMTSR = 64,
2247
    IIC_IntMulHW  = 65,
2248
    IIC_IntMulHWU = 66,
2249
    IIC_IntMulLI  = 67,
2250
    IIC_VecPerm = 68,
2251
    IIC_LdStSTFD  = 69,
2252
    IIC_LdStSTFDU = 70,
2253
    IIC_SprRFI  = 71,
2254
    IIC_IntRFID = 72,
2255
    IIC_IntRotateD  = 73,
2256
    IIC_IntRotate = 74,
2257
    IIC_SprSLBIA  = 75,
2258
    IIC_SprSLBIE  = 76,
2259
    IIC_SprSLBIEG = 77,
2260
    IIC_SprSLBMFEE  = 78,
2261
    IIC_SprSLBMFEV  = 79,
2262
    IIC_SprSLBMTE = 80,
2263
    IIC_SprSLBSYNC  = 81,
2264
    IIC_IntShift  = 82,
2265
    IIC_LdStSTWCX = 83,
2266
    IIC_LdStStoreUpd  = 84,
2267
    IIC_LdStSTD = 85,
2268
    IIC_LdStSTDCX = 86,
2269
    IIC_LdStSTDU  = 87,
2270
    IIC_LdStSTDUX = 88,
2271
    IIC_SprSTOP = 89,
2272
    IIC_IntTrapD  = 90,
2273
    IIC_SprTLBIA  = 91,
2274
    IIC_SprTLBIE  = 92,
2275
    IIC_SprTLBIEL = 93,
2276
    IIC_SprTLBSYNC  = 94,
2277
    IIC_IntTrapW  = 95,
2278
    IIC_VecFPCompare  = 96,
2279
    VADDUBM_VADDUDM_VADDUHM_VADDUWM_VEXTSB2D_VEXTSB2Ds_VEXTSB2W_VEXTSB2Ws_VEXTSH2D_VEXTSH2Ds_VEXTSH2W_VEXTSH2Ws_VEXTSW2D_VEXTSW2Ds_VSLD_VSRD_VSUBUBM_VSUBUDM_VSUBUHM_VSUBUWM_VPOPCNTB_VPOPCNTH_VSRAD_MTVSRDD_VEQV_VNAND_VNEGD_VNEGW_VORC_XXLAND_XXLANDC_XXLEQV_XXLNAND_XXLNOR_XXLOR_XXLORf_XXLORC_XXLXOR_XXLXORdpz_XXLXORspz_XXLXORz  = 97,
2280
    VAND_VANDC_V_SET0_V_SET0B_V_SET0H_VSLB_VSLH_VSLW_VSRB_VSRH_VSRW_VRLB_VRLD_VRLH_VRLW_VSRAB_VSRAH_VSRAW_XVABSDP_XVABSSP_XVNABSDP_XVNABSSP_XVCPSGNDP_XVCPSGNSP_XVIEXPDP_XVIEXPSP_XVXEXPDP_XVXEXPSP_VRLDMI_VRLDNM_VRLWMI_VRLWNM_VMRGEW_VMRGOW_VNOR_VOR_VSEL_VXOR_XVNEGDP_XVNEGSP_XSABSQP_XSCPSGNQP_XSIEXPQP_XSNABSQP_XSNEGQP_XSXEXPQP = 98,
2281
    XXSEL = 99,
2282
    TABORTDC_TABORTDCI_TABORTWC_TABORTWCI = 100,
2283
    MTFSB0_MTFSB1 = 101,
2284
    MFFSCDRN_MFFSCDRNI_MFFSCRN_MFFSCRNI = 102,
2285
    CMPRB_CMPRB8_CMPEQB = 103,
2286
    TD_TDI  = 104,
2287
    TW_TWI  = 105,
2288
    FCMPUD_FCMPUS_FTDIV_FTSQRT  = 106,
2289
    XSTSTDCDP_XSTSTDCSP = 107,
2290
    XSMAXCDP_XSMAXDP_XSMAXJDP_XSMINCDP_XSMINDP_XSMINJDP_XSXSIGDP_XSCVSPDPN  = 108,
2291
    XSCMPEQDP_XSCMPEXPDP_XSCMPGEDP_XSCMPGTDP_XSCMPODP_XSCMPUDP_XSTDIVDP_XSTSQRTDP = 109,
2292
    CNTLZD_CNTLZDo_CNTLZW_CNTLZW8_CNTLZW8o_CNTLZWo_CNTTZD_CNTTZDo_CNTTZW_CNTTZW8_CNTTZW8o_CNTTZWo_POPCNTD_POPCNTW_CMPB_CMPB8_SETB_BPERMD  = 110,
2293
    SLD_SRD_SRAD  = 111,
2294
    SRADI_EXTSWSLI_SRADI_32_RLDIC = 112,
2295
    MFVRD_MFVSRD_MTVSRD_MTVSRWA_MTVSRWZ_MFVSRWZ = 113,
2296
    CMPLW_CMPLWI_CMPW_CMPWI_CMPD_CMPDI_CMPLD_CMPLDI = 114,
2297
    SUBFC_SUBFC8_SUBFIC_SUBFIC8_ANDISo_ANDISo8_ANDIo_ANDIo8_ADDC_ADDC8_ADDIC_ADDIC8_ADDICo_ADDE_ADDE8_ADDE8o_ADDEo_ADDME_ADDME8_ADDME8o_ADDMEo_ADDZE_ADDZE8_ADDZE8o_ADDZEo_SUBF_SUBF8_SUBF8o_SUBFE_SUBFE8_SUBFE8o_SUBFEo_SUBFME_SUBFME8_SUBFME8o_SUBFMEo_SUBFZE_SUBFZE8_SUBFZE8o_SUBFZEo_SUBFo_POPCNTB_LA = 115,
2298
    ADD4_ADD4o_ADD8_ADD8o_NEG_NEG8_NEG8o_NEGo_ADDI_ADDI8_ADDIS_ADDIS8_LI_LI8_LIS_LIS8_OR_OR8_OR8o_ORI_ORI8_ORIS_ORIS8_ORo_XOR_XOR8_XOR8o_XORI_XORI8_XORIS_XORIS8_XORo_NAND_NAND8_NAND8o_NANDo_AND_AND8_AND8o_ANDC_ANDC8_ANDC8o_ANDCo_ANDo_NOR_NOR8_NOR8o_NORo_ORC_ORC8_ORC8o_ORCo_EQV_EQV8_EQV8o_EQVo_EXTSB_EXTSB8_EXTSB8_32_64_EXTSB8o_EXTSBo_EXTSH_EXTSH8_EXTSH8_32_64_EXTSH8o_EXTSHo_EXTSW_EXTSW_32_EXTSW_32_64_EXTSW_32_64o_EXTSWo_ADD4TLS_ADD8TLS_ADD8TLS__NOP = 116,
2299
    ADDIStocHA_ADDItocL_COPY  = 117,
2300
    MCRF  = 118,
2301
    MCRXRX  = 119,
2302
    XSNABSDP_XSXEXPDP_XSABSDP_XSNEGDP_XSCPSGNDP = 120,
2303
    RFEBB = 121,
2304
    TBEGIN_TRECHKPT = 122,
2305
    WAIT  = 123,
2306
    RLDCL_RLDCR = 124,
2307
    RLWIMI_RLWIMI8  = 125,
2308
    RLDICL_RLDICL_32_RLDICL_32_64_RLDICR_RLDICR_32_RLDIMI = 126,
2309
    MFOCRF_MFOCRF8  = 127,
2310
    MTOCRF_MTOCRF8  = 128,
2311
    CR6SET_CR6UNSET_CRSET_CRUNSET_CRAND_CRANDC_CRNAND_CRNOR_CROR_CRORC_CREQV_CRXOR  = 129,
2312
    SLW_SLW8_SRW_SRW8_RLWINM_RLWINM8_RLWNM_RLWNM8 = 130,
2313
    FABSD_FABSS_FNABSD_FNABSS_FNEGD_FNEGS_FCPSGND_FCPSGNS_FMR = 131,
2314
    SRAW_SRAWI  = 132,
2315
    ISEL_ISEL8  = 133,
2316
    XSIEXPDP  = 134,
2317
    TRECLAIM_TSR_TABORT = 135,
2318
    MFVSCR  = 136,
2319
    MTVSCR  = 137,
2320
    VCMPNEZB_VCMPNEZH_VCMPNEZW_VCMPEQUB_VCMPEQUD_VCMPEQUH_VCMPEQUW_VCMPNEB_VCMPNEH_VCMPNEW_VCMPEQFP_VCMPEQFPo_VCMPGEFP_VCMPGEFPo_VCMPGTFP_VCMPGTFPo_VCMPBFP_VCMPBFPo_VCMPGTSB_VCMPGTSBo_VCMPGTSD_VCMPGTSDo_VCMPGTSH_VCMPGTSHo_VCMPGTSW_VCMPGTSWo_VCMPGTUB_VCMPGTUBo_VCMPGTUD_VCMPGTUDo_VCMPGTUH_VCMPGTUHo_VCMPGTUW_VCMPGTUWo_VCMPNEBo_VCMPNEHo_VCMPNEWo_VCMPNEZBo_VCMPNEZHo_VCMPNEZWo_VCMPEQUBo_VCMPEQUDo_VCMPEQUHo_VCMPEQUWo_XVCMPEQDP_XVCMPEQDPo_XVCMPEQSP_XVCMPEQSPo_XVCMPGEDP_XVCMPGEDPo_XVCMPGESP_XVCMPGESPo_XVCMPGTDP_XVCMPGTDPo_XVCMPGTSP_XVCMPGTSPo = 138,
2321
    VABSDUB_VABSDUH_VABSDUW_VCLZB_VCLZD_VCLZH_VCLZW_VCTZB_VCTZD_VCTZH_VCTZW_VPOPCNTW_VPOPCNTD_VPRTYBD_VPRTYBW = 139,
2322
    VADDUBS_VADDUHS_VADDUWS_VAVGSB_VAVGSH_VAVGSW_VAVGUB_VAVGUH_VAVGUW_VADDSBS_VADDSHS_VADDSWS_VMAXFP_VMINFP_VMAXSB_VMAXSD_VMAXSH_VMAXSW_VMAXUB_VMAXUD_VMAXUH_VMAXUW_VMINSB_VMINSD_VMINSH_VMINSW_VMINUB_VMINUD_VMINUH_VMINUW_VBPERMD_VADDCUW_VSHASIGMAD_VSHASIGMAW_VSUBSBS_VSUBSHS_VSUBSWS_VSUBUBS_VSUBUHS_VSUBUWS_VSUBCUW_XVMAXDP_XVMAXSP_XVMINDP_XVMINSP_XVTSTDCDP_XVTSTDCSP_XVXSIGDP_XVXSIGSP = 140,
2323
    XVTDIVDP_XVTDIVSP_XVTSQRTDP_XVTSQRTSP = 141,
2324
    VADDFP_VCTSXS_VCTSXS_0_VCTUXS_VCTUXS_0_VEXPTEFP_VLOGEFP_VMADDFP_VMHADDSHS_VNMSUBFP_VREFP_VRFIM_VRFIN_VRFIP_VRFIZ_VRSQRTEFP_XVADDDP_XVADDSP_XVCVDPSP_XVCVDPSXDS_XVCVDPSXWS_XVCVDPUXDS_XVCVDPUXWS_XVCVHPSP_XVCVSPDP_XVCVSPHP_XVCVSPSXDS_XVCVSPSXWS_XVCVSPUXDS_XVCVSPUXWS_XVCVSXDDP_XVCVSXDSP_XVCVSXWDP_XVCVSXWSP_XVCVUXDDP_XVCVUXDSP_XVCVUXWDP_XVCVUXWSP_XVMADDADP_XVMADDASP_XVMADDMDP_XVMADDMSP_XVMSUBADP_XVMSUBASP_XVMSUBMDP_XVMSUBMSP_XVMULDP_XVMULSP_XVNMADDADP_XVNMADDASP_XVNMADDMDP_XVNMADDMSP_XVNMSUBADP_XVNMSUBASP_XVNMSUBMDP_XVNMSUBMSP_XVRDPI_XVRDPIC_XVRDPIM_XVRDPIP_XVRDPIZ_XVREDP_XVRESP_XVRSPI_XVRSPIC_XVRSPIM_XVRSPIP_XVRSPIZ_XVRSQRTEDP_XVRSQRTESP_XVSUBDP_XVSUBSP_VCFSX_VCFSX_0_VCFUX_VCFUX_0_VMHRADDSHS_VMLADDUHM_VMSUMMBM_VMSUMSHM_VMSUMSHS_VMSUMUBM_VMSUMUHM_VMSUMUHS_VMULESB_VMULESH_VMULESW_VMULEUB_VMULEUH_VMULEUW_VMULOSB_VMULOSH_VMULOSW_VMULOUB_VMULOUH_VMULOUW_VSUM2SWS_VSUM4SBS_VSUM4SHS_VSUM4UBS_VSUMSWS = 142,
2325
    VSUBFP_VMULUWM  = 143,
2326
    MADDHD_MADDHDU_MADDLD_MULLD = 144,
2327
    MULHD_MULHW_MULLW = 145,
2328
    MULHDU_MULHWU = 146,
2329
    MULLI_MULLI8  = 147,
2330
    FRSP_FRIMD_FRIMS_FRIND_FRINS_FRIPD_FRIPS_FRIZD_FRIZS_FRE_FRES_FADDS_FMSUBS_FMADDS_FSUBS_FCFID_FCFIDS_FCFIDU_FCFIDUS_FCTID_FCTIDU_FCTIDUZ_FCTIDZ_FCTIW_FCTIWU_FCTIWUZ_FCTIWZ_FRSQRTE_FRSQRTES_FNMADDS_FNMSUBS_FSELD_FSELS_FMULS  = 148,
2331
    FADD_FSUB = 149,
2332
    FMSUB_FMADD_FNMADD_FNMSUB_FMUL  = 150,
2333
    XSMADDADP_XSMADDASP_XSMADDMDP_XSMADDMSP_XSMSUBADP_XSMSUBASP_XSMSUBMDP_XSMSUBMSP_XSMULDP_XSMULSP_XSNMADDADP_XSNMADDASP_XSNMADDMDP_XSNMADDMSP_XSNMSUBADP_XSNMSUBASP_XSNMSUBMDP_XSNMSUBMSP = 151,
2334
    FSELDo_FSELSo = 152,
2335
    MULHDUo_MULHWUo = 153,
2336
    MULHDo_MULHWo_MULLWo  = 154,
2337
    MULLDo  = 155,
2338
    FRIMDo_FRIMSo_FRINDo_FRINSo_FRIPDo_FRIPSo_FRIZDo_FRIZSo_FRESo_FREo_FADDSo_FSUBSo_FMSUBSo_FNMSUBSo_FMADDSo_FNMADDSo_FCFIDSo_FCFIDUSo_FCFIDUo_FCFIDo_FCTIDUZo_FCTIDUo_FCTIDZo_FCTIDo_FCTIWUZo_FCTIWUo_FCTIWZo_FCTIWo_FMULSo_FRSQRTESo_FRSQRTEo_FRSPo  = 156,
2339
    FADDo_FSUBo = 157,
2340
    FMSUBo_FNMSUBo_FMADDo_FNMADDo_FMULo = 158,
2341
    XSADDDP_XSADDSP_XSCVDPHP_XSCVDPSP_XSCVDPSXDS_XSCVDPSXDSs_XSCVDPSXWS_XSCVDPUXDS_XSCVDPUXDSs_XSCVDPUXWS_XSCVDPSXWSs_XSCVDPUXWSs_XSCVHPDP_XSCVSPDP_XSCVSXDDP_XSCVSXDSP_XSCVUXDDP_XSCVUXDSP_XSRDPI_XSRDPIC_XSRDPIM_XSRDPIP_XSRDPIZ_XSREDP_XSRESP_XSRSQRTEDP_XSRSQRTESP_XSSUBDP_XSSUBSP_XSCVDPSPN_XSRSP  = 159,
2342
    LVSL_LVSR = 160,
2343
    VSPLTISB_VSPLTISH_VSPLTISW_VSPLTB_VSPLTBs_VSPLTH_VSPLTHs_VSPLTW_XXMRGHW_XXMRGLW_XXPERM_XXPERMR_XXSLDWI_XXSPLTIB_XXSPLTW_XXSPLTWs_XXPERMDI_XXPERMDIs = 161,
2344
    V_SETALLONES_V_SETALLONESB_V_SETALLONESH_VBPERMQ_VGBBD_VMRGHB_VMRGHH_VMRGHW_VMRGLB_VMRGLH_VMRGLW_VPERM_VPERMR_VPERMXOR_VPKPX_VPKSDSS_VPKSDUS_VPKSHSS_VPKSHUS_VPKSWSS_VPKSWUS_VPKUDUM_VPKUDUS_VPKUHUM_VPKUHUS_VPKUWUM_VPKUWUS_VSL_VSLDOI_VSLO_VSLV_VSR_VSRO_VSRV_VUPKHPX_VUPKHSB_VUPKHSH_VUPKHSW_VUPKLPX_VUPKLSB_VUPKLSH_VUPKLSW_XXBRD_XXBRH_XXBRQ_XXBRW_XXEXTRACTUW_XXINSERTW_VADDCUQ_VADDECUQ_VADDEUQM_VMUL10CUQ_VMUL10ECUQ_VMUL10EUQ_VMUL10UQ_VSUBCUQ_VSUBECUQ_VSUBEUQM_XSTSTDCQP_XSXSIGQP_BCDCFNo_BCDCFZo_BCDCPSGNo_BCDCTNo_BCDCTZo_BCDSETSGNo_BCDSo_BCDTRUNCo_BCDUSo_BCDUTRUNCo = 162,
2345
    VEXTRACTUB_VEXTRACTUH_VEXTRACTUW_VINSERTB_VINSERTD_VINSERTH_VINSERTW_MFVSRLD_MTVSRWS_VCLZLSBB_VCTZLSBB_VEXTRACTD_VEXTUBLX_VEXTUBRX_VEXTUHLX_VEXTUHRX_VEXTUWLX_VEXTUWRX_VPRTYBQ_VADDUQM_VSUBUQM  = 163,
2346
    XSCMPEXPQP_XSCMPOQP_XSCMPUQP  = 164,
2347
    BCDSRo_XSADDQP_XSADDQPO_XSCVDPQP_XSCVQPDP_XSCVQPDPO_XSCVQPSDZ_XSCVQPSWZ_XSCVQPUDZ_XSCVQPUWZ_XSCVSDQP_XSCVUDQP_XSRQPI_XSRQPIX_XSRQPXP_XSSUBQP_XSSUBQPO = 165,
2348
    BCDCTSQo  = 166,
2349
    XSMADDQP_XSMADDQPO_XSMSUBQP_XSMSUBQPO_XSMULQP_XSMULQPO_XSNMADDQP_XSNMADDQPO_XSNMSUBQP_XSNMSUBQPO  = 167,
2350
    BCDCFSQo  = 168,
2351
    XSDIVQP_XSDIVQPO  = 169,
2352
    XSSQRTQP_XSSQRTQPO  = 170,
2353
    LXVL_LXVLL  = 171,
2354
    LVEBX_LVEHX_LVEWX_LVX_LVXL  = 172,
2355
    LXSIBZX_LXSIHZX_LXSDX_LXVB16X_LXVD2X_LXVWSX_LXSIWZX_LXV_LXVX_LXSD = 173,
2356
    DFLOADf64_XFLOADf64_LIWZX = 174,
2357
    DCBF_DCBFEP_DCBST_DCBSTEP_DCBT_DCBTEP_DCBZ_DCBZEP_DCBZL_DCBZLEP_DCBTST_DCBTSTEP = 175,
2358
    CP_COPY_CP_COPY8  = 176,
2359
    CP_PASTE_CP_PASTE8  = 177,
2360
    ICBI_ICBIEP = 178,
2361
    ICBT_ICBTLS_LBZ_LBZ8_LBZCIX_LBZX_LBZX8_LBZXTLS_LBZXTLS__LBZXTLS_32_LDBRX_LDCIX_LHBRX_LHBRX8_LHZ_LHZ8_LHZCIX_LHZX_LHZX8_LHZXTLS_LHZXTLS__LHZXTLS_32_LWBRX_LWBRX8_LWZ_LWZ8_LWZCIX_LWZX_LWZX8_LWZXTLS_LWZXTLS__LWZXTLS_32_EnforceIEIO_LSWI = 179,
2362
    LBARX_LBARXL_LHARX_LHARXL_LWARX_LWARXL  = 180,
2363
    LD_LDX_LDXTLS_LDXTLS__DARN  = 181,
2364
    LDARX_LDARXL  = 182,
2365
    CP_ABORT  = 183,
2366
    ISYNC = 184,
2367
    MSGSYNC = 185,
2368
    TLBSYNC = 186,
2369
    SYNC  = 187,
2370
    LMW = 188,
2371
    LFIWZX_LFDX_LFD = 189,
2372
    SLBIA = 190,
2373
    SLBIE = 191,
2374
    SLBMFEE = 192,
2375
    SLBMFEV = 193,
2376
    SLBMTE  = 194,
2377
    TLBIEL  = 195,
2378
    LHZU_LHZU8_LWZU_LWZU8 = 196,
2379
    LHZUX_LHZUX8_LWZUX_LWZUX8 = 197,
2380
    TEND  = 198,
2381
    STBCX_STHCX_STWCX = 199,
2382
    STDCX = 200,
2383
    LDMX  = 201,
2384
    LHA_LHA8_LHAX_LHAX8_LWAX_LWAX_32  = 202,
2385
    CP_PASTE8o_CP_PASTEo  = 203,
2386
    LWA_LWA_32  = 204,
2387
    TCHECK  = 205,
2388
    LFIWAX  = 206,
2389
    LXSIWAX = 207,
2390
    LIWAX = 208,
2391
    LFSX_LFS  = 209,
2392
    LXSSP_LXSSPX  = 210,
2393
    XFLOADf32_DFLOADf32 = 211,
2394
    LHAU_LHAU8  = 212,
2395
    LHAUX_LHAUX8_LWAUX  = 213,
2396
    LXVH8X_LXVDSX_LXVW4X  = 214,
2397
    STFD_STFDX_STFIWX_STFS_STFSX_STXSD_STXSDX_STXSIBX_STXSIBXv_STXSIHX_STXSIHXv_STXSIWX_STXSSP_STXSSPX  = 215,
2398
    STW_STW8_STDBRX_STHBRX_STWBRX_STB_STB8_STH_STH8_STBX_STBX8_STBXTLS_STBXTLS__STBXTLS_32_STHX_STHX8_STHXTLS_STHXTLS__STHXTLS_32_STWX_STWX8_STWXTLS_STWXTLS__STWXTLS_32  = 216,
2399
    DFSTOREf32_DFSTOREf64_XFSTOREf32_XFSTOREf64_STIWX = 217,
2400
    STD_STDX_STDXTLS_STDXTLS_ = 218,
2401
    STBCIX_STDCIX_STHCIX_STWCIX_STSWI = 219,
2402
    SLBIEG  = 220,
2403
    STMW  = 221,
2404
    TLBIE = 222,
2405
    STVEBX_STVEHX_STVEWX_STVX_STVXL = 223,
2406
    STXV_STXVB16X_STXVD2X_STXVH8X_STXVW4X_STXVX = 224,
2407
    STXVL_STXVLL  = 225,
2408
    MTCTR_MTCTR8_MTCTR8loop_MTCTRloop_MTLR_MTLR8  = 226,
2409
    MFVRSAVE_MFVRSAVEv_MTVRSAVE_MTVRSAVEv = 227,
2410
    MFPMR = 228,
2411
    MTPMR = 229,
2412
    MFTB_MFTB8  = 230,
2413
    MFCTR_MFCTR8_MFLR_MFLR8_MFSPR_MFSPR8  = 231,
2414
    MFMSR = 232,
2415
    MTMSR = 233,
2416
    MTMSRD  = 234,
2417
    MTSPR_MTSPR8  = 235,
2418
    DIVW_DIVWU_MODSW  = 236,
2419
    DIVWE_DIVWEU_MODSD_MODUD_MODUW  = 237,
2420
    DIVD_DIVDU  = 238,
2421
    DIVDE_DIVDEU  = 239,
2422
    DIVWUo_DIVWo  = 240,
2423
    DIVDo_DIVDUo  = 241,
2424
    DIVWEo_DIVWEUo  = 242,
2425
    DIVDEo_DIVDEUo  = 243,
2426
    MTCRF_MTCRF8  = 244,
2427
    ADDC8o_ADDCo_SUBFC8o_SUBFCo = 245,
2428
    FABSDo_FABSSo_FNABSDo_FNABSSo_FCPSGNDo_FCPSGNSo_FNEGDo_FNEGSo_FMRo  = 246,
2429
    MCRFS = 247,
2430
    MTFSF_MTFSFo_MTFSFI_MTFSFIo = 248,
2431
    MTFSFb  = 249,
2432
    RLDCLo_RLDCRo = 250,
2433
    RLDICLo_RLDICRo_RLDICL_32o_RLDIMIo  = 251,
2434
    RLWIMI8o_RLWIMIo  = 252,
2435
    RLWINM8o_RLWINMo_RLWNM8o_RLWNMo_SLW8o_SLWo_SRW8o_SRWo = 253,
2436
    SRAWIo_SRAWo  = 254,
2437
    MFFS_MFFSCE_MFFSL_MFFSo = 255,
2438
    MFCR_MFCR8  = 256,
2439
    EXTSWSLIo_SRADIo_RLDICo = 257,
2440
    SRADo_SLDo_SRDo = 258,
2441
    FDIV  = 259,
2442
    FDIVo = 260,
2443
    XSSQRTDP  = 261,
2444
    FSQRT = 262,
2445
    XVSQRTDP  = 263,
2446
    XVSQRTSP  = 264,
2447
    FSQRTo  = 265,
2448
    XSSQRTSP  = 266,
2449
    FSQRTS  = 267,
2450
    FSQRTSo = 268,
2451
    XSDIVDP = 269,
2452
    FDIVS = 270,
2453
    FDIVSo  = 271,
2454
    XSDIVSP = 272,
2455
    XVDIVSP = 273,
2456
    XVDIVDP = 274,
2457
    LFSU  = 275,
2458
    LFSUX = 276,
2459
    STFDU_STFDUX_STFSU_STFSUX = 277,
2460
    STBU_STBU8_STBUX_STBUX8_STHU_STHU8_STHUX_STHUX8_STWU_STWU8_STWUX_STWUX8 = 278,
2461
    STDU  = 279,
2462
    STDUX = 280,
2463
    LBZU_LBZU8  = 281,
2464
    LBZUX_LBZUX8  = 282,
2465
    LDU = 283,
2466
    LDUX  = 284,
2467
    LFDU  = 285,
2468
    LFDUX = 286,
2469
    VPMSUMB_VPMSUMD_VPMSUMH_VPMSUMW_VCIPHER_VCIPHERLAST_VNCIPHER_VNCIPHERLAST_VSBOX = 287,
2470
    BCCCTR_BCCCTR8_BCCCTRL_BCCCTRL8_BCCL_BCCLA_BCCLR_BCCLRL_BCCTR_BCCTR8_BCCTR8n_BCCTRL_BCCTRL8_BCCTRL8n_BCCTRLn_BCCTRn_BDNZ_BDNZ8_BDNZA_BDNZAm_BDNZAp_BDNZm_BDNZp_BDZ_BDZ8_BDZA_BDZAm_BDZAp_BDZm_BDZp_BDNZL_BDNZLA_BDNZLAm_BDNZLAp_BDNZLR_BDNZLR8_BDNZLRL_BDNZLRLm_BDNZLRLp_BDNZLRm_BDNZLRp_BDNZLm_BDNZLp_BDZL_BDZLA_BDZLAm_BDZLAp_BDZLR_BDZLR8_BDZLRL_BDZLRLm_BDZLRLp_BDZLRm_BDZLRp_BDZLm_BDZLp_BL_BL_TLS_BL8_BL8_NOP_BL8_NOP_TLS_BL8_TLS_BL8_TLS__BLA_BLA8_BLA8_NOP_BLR_BLR8_BLRL_TAILB_TAILB8_TAILBA_TAILBA8_TAILBCTR_TAILBCTR8_gBC_gBCA_gBCAat_gBCCTR_gBCCTRL_gBCL_gBCLA_gBCLAat_gBCLR_gBCLRL_gBCLat_gBCat_BCLR_BCLRL_BCLRLn_BCLRn_BCTR_BCTR8_BCTRL_BCTRL8_B_BA_BC_BCC_BCCA_BCL_BCLalways_BCLn_BCTRL8_LDinto_toc_BCn_CTRL_DEP  = 288,
2471
    ADDPCIS = 289,
2472
    LDAT_LWAT = 290,
2473
    STDAT_STWAT = 291,
2474
    BRINC = 292,
2475
    EVABS_EVEQV_EVNAND_EVNEG_EVADDIW_EVADDW_EVAND_EVANDC_EVCMPEQ_EVCMPGTS_EVCMPGTU_EVCMPLTS_EVCMPLTU_EVCNTLSW_EVCNTLZW_EVEXTSB_EVEXTSH_EVMERGEHI_EVMERGEHILO_EVMERGELO_EVMERGELOHI_EVNOR_EVOR_EVORC_EVXOR_EVRLW_EVRLWI_EVRNDW_EVSLW_EVSLWI_EVSPLATFI_EVSPLATI_EVSRWIS_EVSRWIU_EVSRWS_EVSRWU_EVSUBFW_EVSUBIFW  = 293,
2476
    EVMRA_EVADDSMIAAW_EVADDSSIAAW_EVADDUMIAAW_EVADDUSIAAW_EVDIVWS_EVDIVWU_EVMHEGSMFAA_EVMHEGSMFAN_EVMHEGSMIAA_EVMHEGSMIAN_EVMHEGUMIAA_EVMHEGUMIAN_EVMHESMF_EVMHESMFA_EVMHESMFAAW_EVMHESMFANW_EVMHESMI_EVMHESMIA_EVMHESMIAAW_EVMHESMIANW_EVMHESSF_EVMHESSFA_EVMHESSFAAW_EVMHESSFANW_EVMHESSIAAW_EVMHESSIANW_EVMHEUMI_EVMHEUMIA_EVMHEUMIAAW_EVMHEUMIANW_EVMHEUSIAAW_EVMHEUSIANW_EVMHOGSMFAA_EVMHOGSMFAN_EVMHOGSMIAA_EVMHOGSMIAN_EVMHOGUMIAA_EVMHOGUMIAN_EVMHOSMF_EVMHOSMFA_EVMHOSMFAAW_EVMHOSMFANW_EVMHOSMI_EVMHOSMIA_EVMHOSMIAAW_EVMHOSMIANW_EVMHOSSF_EVMHOSSFA_EVMHOSSFAAW_EVMHOSSFANW_EVMHOSSIAAW_EVMHOSSIANW_EVMHOUMI_EVMHOUMIA_EVMHOUMIAAW_EVMHOUMIANW_EVMHOUSIAAW_EVMHOUSIANW_EVMWHSMF_EVMWHSMFA_EVMWHSMI_EVMWHSMIA_EVMWHSSF_EVMWHSSFA_EVMWHUMI_EVMWHUMIA_EVMWLSMIAAW_EVMWLSMIANW_EVMWLSSIAAW_EVMWLSSIANW_EVMWLUMI_EVMWLUMIA_EVMWLUMIAAW_EVMWLUMIANW_EVMWLUSIAAW_EVMWLUSIANW_EVMWSMF_EVMWSMFA_EVMWSMFAA_EVMWSMFAN_EVMWSMI_EVMWSMIA_EVMWSMIAA_EVMWSMIAN_EVMWSSF_EVMWSSFA_EVMWSSFAA_EVMWSSFAN_EVMWUMI_EVMWUMIA_EVMWUMIAA_EVMWUMIAN_EVSUBFSMIAAW_EVSUBFSSIAAW_EVSUBFUMIAAW_EVSUBFUSIAAW  = 294,
2477
    EVLDD_EVLDDX_EVLDH_EVLDHX_EVLDW_EVLDWX_EVLHHESPLAT_EVLHHESPLATX_EVLHHOSSPLAT_EVLHHOSSPLATX_EVLHHOUSPLAT_EVLHHOUSPLATX_EVLWHE_EVLWHEX_EVLWHOS_EVLWHOSX_EVLWHOU_EVLWHOUX_EVLWHSPLAT_EVLWHSPLATX_EVLWWSPLAT_EVLWWSPLATX  = 295,
2478
    EVSTDD_EVSTDDX_EVSTDH_EVSTDHX_EVSTDW_EVSTDWX_EVSTWHE_EVSTWHEX_EVSTWHO_EVSTWHOX_EVSTWWE_EVSTWWEX_EVSTWWO_EVSTWWOX  = 296,
2479
    HRFID_ATTN_CLRBHRB_MFBHRBE_NAP_RFCI_RFDI_RFMCI_SC = 297,
2480
    RFI = 298,
2481
    RFID  = 299,
2482
    DSS_DSSALL_DST_DST64_DSTST_DSTST64_DSTSTT_DSTSTT64_DSTT_DSTT64_ICBLQ_LBEPX_LHEPX_LWEPX_TLBIVAX_TLBLD_TLBLI_TLBRE_TLBRE2_TLBSX_TLBSX2_TLBSX2D_TLBWE_TLBWE2_MBAR_TRAP_DCCCI_ICCCI = 300,
2483
    ICBLC_STBEPX_STHEPX_STWEPX  = 301,
2484
    LFDEPX  = 302,
2485
    STFDEPX = 303,
2486
    MFSR_MFSRIN = 304,
2487
    MTSR_MTSRIN = 305,
2488
    MFDCR = 306,
2489
    MTDCR = 307,
2490
    NOP_GT_PWR6_NOP_GT_PWR7 = 308,
2491
    TLBIA = 309,
2492
    WRTEE_WRTEEI  = 310,
2493
    MSYNC = 311,
2494
    SLBSYNC = 312,
2495
    STOP  = 313,
2496
    DCBA_DCBI = 314,
2497
    SCHED_LIST_END = 315
2498
  };
2499
} // end Sched namespace
2500
} // end PPC namespace
2501
} // end llvm namespace
2502
#endif // GET_INSTRINFO_SCHED_ENUM
2503
2504
#ifdef GET_INSTRINFO_MC_DESC
2505
#undef GET_INSTRINFO_MC_DESC
2506
namespace llvm {
2507
2508
static const MCPhysReg ImplicitList1[] = { PPC::CR7, 0 };
2509
static const MCPhysReg ImplicitList2[] = { PPC::RM, 0 };
2510
static const MCPhysReg ImplicitList3[] = { PPC::CR0, 0 };
2511
static const MCPhysReg ImplicitList4[] = { PPC::CARRY, 0 };
2512
static const MCPhysReg ImplicitList5[] = { PPC::CARRY, PPC::CR0, 0 };
2513
static const MCPhysReg ImplicitList6[] = { PPC::X0, PPC::X3, PPC::X4, PPC::X5, PPC::X6, PPC::X7, PPC::X8, PPC::X9, PPC::X10, PPC::X11, PPC::X12, PPC::LR8, PPC::CTR8, PPC::CR0, PPC::CR1, PPC::CR5, PPC::CR6, PPC::CR7, 0 };
2514
static const MCPhysReg ImplicitList7[] = { PPC::R0, PPC::R3, PPC::R4, PPC::R5, PPC::R6, PPC::R7, PPC::R8, PPC::R9, PPC::R10, PPC::R11, PPC::R12, PPC::LR, PPC::CTR, PPC::CR0, PPC::CR1, PPC::CR5, PPC::CR6, PPC::CR7, 0 };
2515
static const MCPhysReg ImplicitList8[] = { PPC::R1, 0 };
2516
static const MCPhysReg ImplicitList9[] = { PPC::CTR, 0 };
2517
static const MCPhysReg ImplicitList10[] = { PPC::CTR8, 0 };
2518
static const MCPhysReg ImplicitList11[] = { PPC::CTR, PPC::RM, 0 };
2519
static const MCPhysReg ImplicitList12[] = { PPC::LR, 0 };
2520
static const MCPhysReg ImplicitList13[] = { PPC::CTR8, PPC::RM, 0 };
2521
static const MCPhysReg ImplicitList14[] = { PPC::LR8, 0 };
2522
static const MCPhysReg ImplicitList15[] = { PPC::LR, PPC::RM, 0 };
2523
static const MCPhysReg ImplicitList16[] = { PPC::CR6, 0 };
2524
static const MCPhysReg ImplicitList17[] = { PPC::LR8, PPC::X2, 0 };
2525
static const MCPhysReg ImplicitList18[] = { PPC::CTR, PPC::LR, PPC::RM, 0 };
2526
static const MCPhysReg ImplicitList19[] = { PPC::CTR8, PPC::LR8, PPC::RM, 0 };
2527
static const MCPhysReg ImplicitList20[] = { PPC::LR8, PPC::RM, 0 };
2528
static const MCPhysReg ImplicitList21[] = { PPC::CR1EQ, 0 };
2529
static const MCPhysReg ImplicitList22[] = { PPC::X1, 0 };
2530
static const MCPhysReg ImplicitList23[] = { PPC::CR1, 0 };
2531
static const MCPhysReg ImplicitList24[] = { PPC::X0, PPC::X4, PPC::X5, PPC::X6, PPC::X7, PPC::X8, PPC::X9, PPC::X10, PPC::X11, PPC::X12, PPC::LR8, PPC::CTR8, PPC::CR0, PPC::CR1, PPC::CR5, PPC::CR6, PPC::CR7, 0 };
2532
static const MCPhysReg ImplicitList25[] = { PPC::R0, PPC::R4, PPC::R5, PPC::R6, PPC::R7, PPC::R8, PPC::R9, PPC::R10, PPC::R11, PPC::R12, PPC::LR, PPC::CTR, PPC::CR0, PPC::CR1, PPC::CR5, PPC::CR6, PPC::CR7, 0 };
2533
static const MCPhysReg ImplicitList26[] = { PPC::LR, PPC::CTR, 0 };
2534
2535
static const MCOperandInfo OperandInfo2[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2536
static const MCOperandInfo OperandInfo3[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2537
static const MCOperandInfo OperandInfo4[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2538
static const MCOperandInfo OperandInfo5[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2539
static const MCOperandInfo OperandInfo6[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2540
static const MCOperandInfo OperandInfo7[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2541
static const MCOperandInfo OperandInfo8[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2542
static const MCOperandInfo OperandInfo9[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2543
static const MCOperandInfo OperandInfo10[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2544
static const MCOperandInfo OperandInfo11[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2545
static const MCOperandInfo OperandInfo12[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2546
static const MCOperandInfo OperandInfo13[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
2547
static const MCOperandInfo OperandInfo14[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
2548
static const MCOperandInfo OperandInfo15[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2549
static const MCOperandInfo OperandInfo16[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2550
static const MCOperandInfo OperandInfo17[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, };
2551
static const MCOperandInfo OperandInfo18[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2552
static const MCOperandInfo OperandInfo19[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
2553
static const MCOperandInfo OperandInfo20[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
2554
static const MCOperandInfo OperandInfo21[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
2555
static const MCOperandInfo OperandInfo22[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, };
2556
static const MCOperandInfo OperandInfo23[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, };
2557
static const MCOperandInfo OperandInfo24[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
2558
static const MCOperandInfo OperandInfo25[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, };
2559
static const MCOperandInfo OperandInfo26[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, };
2560
static const MCOperandInfo OperandInfo27[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2561
static const MCOperandInfo OperandInfo28[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, };
2562
static const MCOperandInfo OperandInfo29[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, };
2563
static const MCOperandInfo OperandInfo30[] = { { -1, 0, MCOI::OPERAND_GENERIC_0, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_1, 0 }, { -1, 0, MCOI::OPERAND_GENERIC_2, 0 }, };
2564
static const MCOperandInfo OperandInfo31[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2565
static const MCOperandInfo OperandInfo32[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2566
static const MCOperandInfo OperandInfo33[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2567
static const MCOperandInfo OperandInfo34[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2568
static const MCOperandInfo OperandInfo35[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2569
static const MCOperandInfo OperandInfo36[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2570
static const MCOperandInfo OperandInfo37[] = { { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2571
static const MCOperandInfo OperandInfo38[] = { { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2572
static const MCOperandInfo OperandInfo39[] = { { PPC::VSSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2573
static const MCOperandInfo OperandInfo40[] = { { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2574
static const MCOperandInfo OperandInfo41[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2575
static const MCOperandInfo OperandInfo42[] = { { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2576
static const MCOperandInfo OperandInfo43[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2577
static const MCOperandInfo OperandInfo44[] = { { PPC::SPILLTOVSRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2578
static const MCOperandInfo OperandInfo45[] = { { PPC::SPILLTOVSRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2579
static const MCOperandInfo OperandInfo46[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2580
static const MCOperandInfo OperandInfo47[] = { { PPC::VSSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2581
static const MCOperandInfo OperandInfo48[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2582
static const MCOperandInfo OperandInfo49[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2583
static const MCOperandInfo OperandInfo50[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RC_NOX0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2584
static const MCOperandInfo OperandInfo51[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRC_NOR0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2585
static const MCOperandInfo OperandInfo52[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RC_NOX0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2586
static const MCOperandInfo OperandInfo53[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRC_NOR0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2587
static const MCOperandInfo OperandInfo54[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2588
static const MCOperandInfo OperandInfo55[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2589
static const MCOperandInfo OperandInfo56[] = { { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2590
static const MCOperandInfo OperandInfo57[] = { { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2591
static const MCOperandInfo OperandInfo58[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2592
static const MCOperandInfo OperandInfo59[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2593
static const MCOperandInfo OperandInfo60[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2594
static const MCOperandInfo OperandInfo61[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2595
static const MCOperandInfo OperandInfo62[] = { { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2596
static const MCOperandInfo OperandInfo63[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::CRRCRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2597
static const MCOperandInfo OperandInfo64[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::CRRCRegClassID, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2598
static const MCOperandInfo OperandInfo65[] = { { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2599
static const MCOperandInfo OperandInfo66[] = { { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2600
static const MCOperandInfo OperandInfo67[] = { { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2601
static const MCOperandInfo OperandInfo68[] = { { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2602
static const MCOperandInfo OperandInfo69[] = { { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2603
static const MCOperandInfo OperandInfo70[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2604
static const MCOperandInfo OperandInfo71[] = { { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2605
static const MCOperandInfo OperandInfo72[] = { { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2606
static const MCOperandInfo OperandInfo73[] = { { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2607
static const MCOperandInfo OperandInfo74[] = { { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2608
static const MCOperandInfo OperandInfo75[] = { { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2609
static const MCOperandInfo OperandInfo76[] = { { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2610
static const MCOperandInfo OperandInfo77[] = { { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2611
static const MCOperandInfo OperandInfo78[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2612
static const MCOperandInfo OperandInfo79[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2613
static const MCOperandInfo OperandInfo80[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2614
static const MCOperandInfo OperandInfo81[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2615
static const MCOperandInfo OperandInfo82[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2616
static const MCOperandInfo OperandInfo83[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2617
static const MCOperandInfo OperandInfo84[] = { { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2618
static const MCOperandInfo OperandInfo85[] = { { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2619
static const MCOperandInfo OperandInfo86[] = { { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPE4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2620
static const MCOperandInfo OperandInfo87[] = { { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2621
static const MCOperandInfo OperandInfo88[] = { { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2622
static const MCOperandInfo OperandInfo89[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2623
static const MCOperandInfo OperandInfo90[] = { { PPC::SPE4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPE4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2624
static const MCOperandInfo OperandInfo91[] = { { PPC::SPE4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPE4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPE4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2625
static const MCOperandInfo OperandInfo92[] = { { PPC::SPE4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2626
static const MCOperandInfo OperandInfo93[] = { { PPC::SPE4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2627
static const MCOperandInfo OperandInfo94[] = { { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPE4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPE4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2628
static const MCOperandInfo OperandInfo95[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPE4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2629
static const MCOperandInfo OperandInfo96[] = { { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2630
static const MCOperandInfo OperandInfo97[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2631
static const MCOperandInfo OperandInfo98[] = { { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2632
static const MCOperandInfo OperandInfo99[] = { { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2633
static const MCOperandInfo OperandInfo100[] = { { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2634
static const MCOperandInfo OperandInfo101[] = { { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2635
static const MCOperandInfo OperandInfo102[] = { { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2636
static const MCOperandInfo OperandInfo103[] = { { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2637
static const MCOperandInfo OperandInfo104[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2638
static const MCOperandInfo OperandInfo105[] = { { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2639
static const MCOperandInfo OperandInfo106[] = { { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2640
static const MCOperandInfo OperandInfo107[] = { { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2641
static const MCOperandInfo OperandInfo108[] = { { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2642
static const MCOperandInfo OperandInfo109[] = { { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2643
static const MCOperandInfo OperandInfo110[] = { { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2644
static const MCOperandInfo OperandInfo111[] = { { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2645
static const MCOperandInfo OperandInfo112[] = { { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2646
static const MCOperandInfo OperandInfo113[] = { { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2647
static const MCOperandInfo OperandInfo114[] = { { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2648
static const MCOperandInfo OperandInfo115[] = { { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2649
static const MCOperandInfo OperandInfo116[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRC_NOR0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2650
static const MCOperandInfo OperandInfo117[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RC_NOX0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2651
static const MCOperandInfo OperandInfo118[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2652
static const MCOperandInfo OperandInfo119[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2653
static const MCOperandInfo OperandInfo120[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, ((1 << 16) | (1 << MCOI::TIED_TO)) }, };
2654
static const MCOperandInfo OperandInfo121[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, ((1 << 16) | (1 << MCOI::TIED_TO)) }, };
2655
static const MCOperandInfo OperandInfo122[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, ((1 << 16) | (1 << MCOI::TIED_TO)) }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2656
static const MCOperandInfo OperandInfo123[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, ((1 << 16) | (1 << MCOI::TIED_TO)) }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2657
static const MCOperandInfo OperandInfo124[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2658
static const MCOperandInfo OperandInfo125[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2659
static const MCOperandInfo OperandInfo126[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2660
static const MCOperandInfo OperandInfo127[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::G8RC_NOX0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2661
static const MCOperandInfo OperandInfo128[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::GPRC_NOR0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2662
static const MCOperandInfo OperandInfo129[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2663
static const MCOperandInfo OperandInfo130[] = { { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2664
static const MCOperandInfo OperandInfo131[] = { { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2665
static const MCOperandInfo OperandInfo132[] = { { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, ((1 << 16) | (1 << MCOI::TIED_TO)) }, };
2666
static const MCOperandInfo OperandInfo133[] = { { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, ((1 << 16) | (1 << MCOI::TIED_TO)) }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2667
static const MCOperandInfo OperandInfo134[] = { { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2668
static const MCOperandInfo OperandInfo135[] = { { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, ((1 << 16) | (1 << MCOI::TIED_TO)) }, };
2669
static const MCOperandInfo OperandInfo136[] = { { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, ((1 << 16) | (1 << MCOI::TIED_TO)) }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2670
static const MCOperandInfo OperandInfo137[] = { { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2671
static const MCOperandInfo OperandInfo138[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2672
static const MCOperandInfo OperandInfo139[] = { { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2673
static const MCOperandInfo OperandInfo140[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2674
static const MCOperandInfo OperandInfo141[] = { { PPC::VFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2675
static const MCOperandInfo OperandInfo142[] = { { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2676
static const MCOperandInfo OperandInfo143[] = { { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2677
static const MCOperandInfo OperandInfo144[] = { { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2678
static const MCOperandInfo OperandInfo145[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2679
static const MCOperandInfo OperandInfo146[] = { { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2680
static const MCOperandInfo OperandInfo147[] = { { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2681
static const MCOperandInfo OperandInfo148[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2682
static const MCOperandInfo OperandInfo149[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2683
static const MCOperandInfo OperandInfo150[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2684
static const MCOperandInfo OperandInfo151[] = { { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2685
static const MCOperandInfo OperandInfo152[] = { { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2686
static const MCOperandInfo OperandInfo153[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2687
static const MCOperandInfo OperandInfo154[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRSAVERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2688
static const MCOperandInfo OperandInfo155[] = { { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2689
static const MCOperandInfo OperandInfo156[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2690
static const MCOperandInfo OperandInfo157[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2691
static const MCOperandInfo OperandInfo158[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2692
static const MCOperandInfo OperandInfo159[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2693
static const MCOperandInfo OperandInfo160[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2694
static const MCOperandInfo OperandInfo161[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2695
static const MCOperandInfo OperandInfo162[] = { { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2696
static const MCOperandInfo OperandInfo163[] = { { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2697
static const MCOperandInfo OperandInfo164[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2698
static const MCOperandInfo OperandInfo165[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2699
static const MCOperandInfo OperandInfo166[] = { { PPC::VRSAVERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2700
static const MCOperandInfo OperandInfo167[] = { { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2701
static const MCOperandInfo OperandInfo168[] = { { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RC_NOX0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2702
static const MCOperandInfo OperandInfo169[] = { { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2703
static const MCOperandInfo OperandInfo170[] = { { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2704
static const MCOperandInfo OperandInfo171[] = { { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2705
static const MCOperandInfo OperandInfo172[] = { { PPC::QBRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QBRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QBRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2706
static const MCOperandInfo OperandInfo173[] = { { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2707
static const MCOperandInfo OperandInfo174[] = { { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2708
static const MCOperandInfo OperandInfo175[] = { { PPC::QBRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QBRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2709
static const MCOperandInfo OperandInfo176[] = { { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2710
static const MCOperandInfo OperandInfo177[] = { { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2711
static const MCOperandInfo OperandInfo178[] = { { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2712
static const MCOperandInfo OperandInfo179[] = { { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2713
static const MCOperandInfo OperandInfo180[] = { { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2714
static const MCOperandInfo OperandInfo181[] = { { PPC::QBRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QBRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2715
static const MCOperandInfo OperandInfo182[] = { { PPC::QBRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2716
static const MCOperandInfo OperandInfo183[] = { { PPC::QBRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2717
static const MCOperandInfo OperandInfo184[] = { { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2718
static const MCOperandInfo OperandInfo185[] = { { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2719
static const MCOperandInfo OperandInfo186[] = { { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2720
static const MCOperandInfo OperandInfo187[] = { { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2721
static const MCOperandInfo OperandInfo188[] = { { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QBRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2722
static const MCOperandInfo OperandInfo189[] = { { PPC::QBRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QBRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QBRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QBRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2723
static const MCOperandInfo OperandInfo190[] = { { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QBRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2724
static const MCOperandInfo OperandInfo191[] = { { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2725
static const MCOperandInfo OperandInfo192[] = { { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2726
static const MCOperandInfo OperandInfo193[] = { { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2727
static const MCOperandInfo OperandInfo194[] = { { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, ((1 << 16) | (1 << MCOI::TIED_TO)) }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2728
static const MCOperandInfo OperandInfo195[] = { { PPC::QBRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2729
static const MCOperandInfo OperandInfo196[] = { { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, ((1 << 16) | (1 << MCOI::TIED_TO)) }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2730
static const MCOperandInfo OperandInfo197[] = { { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2731
static const MCOperandInfo OperandInfo198[] = { { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2732
static const MCOperandInfo OperandInfo199[] = { { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2733
static const MCOperandInfo OperandInfo200[] = { { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2734
static const MCOperandInfo OperandInfo201[] = { { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2735
static const MCOperandInfo OperandInfo202[] = { { PPC::VRSAVERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2736
static const MCOperandInfo OperandInfo203[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2737
static const MCOperandInfo OperandInfo204[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2738
static const MCOperandInfo OperandInfo205[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2739
static const MCOperandInfo OperandInfo206[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2740
static const MCOperandInfo OperandInfo207[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2741
static const MCOperandInfo OperandInfo208[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2742
static const MCOperandInfo OperandInfo209[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2743
static const MCOperandInfo OperandInfo210[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2744
static const MCOperandInfo OperandInfo211[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2745
static const MCOperandInfo OperandInfo212[] = { { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2746
static const MCOperandInfo OperandInfo213[] = { { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2747
static const MCOperandInfo OperandInfo214[] = { { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2748
static const MCOperandInfo OperandInfo215[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRC_NOR0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRC_NOR0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2749
static const MCOperandInfo OperandInfo216[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RC_NOX0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RC_NOX0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2750
static const MCOperandInfo OperandInfo217[] = { { PPC::QBRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QBRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QBRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2751
static const MCOperandInfo OperandInfo218[] = { { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2752
static const MCOperandInfo OperandInfo219[] = { { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2753
static const MCOperandInfo OperandInfo220[] = { { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2754
static const MCOperandInfo OperandInfo221[] = { { PPC::SPE4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPE4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPE4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2755
static const MCOperandInfo OperandInfo222[] = { { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2756
static const MCOperandInfo OperandInfo223[] = { { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2757
static const MCOperandInfo OperandInfo224[] = { { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2758
static const MCOperandInfo OperandInfo225[] = { { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2759
static const MCOperandInfo OperandInfo226[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRC_NOR0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRC_NOR0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2760
static const MCOperandInfo OperandInfo227[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RC_NOX0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RC_NOX0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2761
static const MCOperandInfo OperandInfo228[] = { { PPC::QBRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QBRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QBRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2762
static const MCOperandInfo OperandInfo229[] = { { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2763
static const MCOperandInfo OperandInfo230[] = { { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::QSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2764
static const MCOperandInfo OperandInfo231[] = { { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPERCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2765
static const MCOperandInfo OperandInfo232[] = { { PPC::SPE4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPE4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::SPE4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2766
static const MCOperandInfo OperandInfo233[] = { { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2767
static const MCOperandInfo OperandInfo234[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2768
static const MCOperandInfo OperandInfo235[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2769
static const MCOperandInfo OperandInfo236[] = { { PPC::SPE4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2770
static const MCOperandInfo OperandInfo237[] = { { PPC::SPE4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2771
static const MCOperandInfo OperandInfo238[] = { { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
2772
static const MCOperandInfo OperandInfo239[] = { { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
2773
static const MCOperandInfo OperandInfo240[] = { { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2774
static const MCOperandInfo OperandInfo241[] = { { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2775
static const MCOperandInfo OperandInfo242[] = { { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
2776
static const MCOperandInfo OperandInfo243[] = { { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { PPC::F8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2777
static const MCOperandInfo OperandInfo244[] = { { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
2778
static const MCOperandInfo OperandInfo245[] = { { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, { PPC::F4RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { 1, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { 0, 0|(1<<MCOI::LookupPtrRegClass), MCOI::OPERAND_UNKNOWN, 0 }, };
2779
static const MCOperandInfo OperandInfo246[] = { { PPC::CRRC0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2780
static const MCOperandInfo OperandInfo247[] = { { PPC::CRRC0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2781
static const MCOperandInfo OperandInfo248[] = { { PPC::CRRC0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2782
static const MCOperandInfo OperandInfo249[] = { { PPC::CRRC0RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2783
static const MCOperandInfo OperandInfo250[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2784
static const MCOperandInfo OperandInfo251[] = { { PPC::CTRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2785
static const MCOperandInfo OperandInfo252[] = { { PPC::CTRRC8RegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2786
static const MCOperandInfo OperandInfo253[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2787
static const MCOperandInfo OperandInfo254[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2788
static const MCOperandInfo OperandInfo255[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2789
static const MCOperandInfo OperandInfo256[] = { { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2790
static const MCOperandInfo OperandInfo257[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2791
static const MCOperandInfo OperandInfo258[] = { { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2792
static const MCOperandInfo OperandInfo259[] = { { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2793
static const MCOperandInfo OperandInfo260[] = { { PPC::GPRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2794
static const MCOperandInfo OperandInfo261[] = { { PPC::VFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2795
static const MCOperandInfo OperandInfo262[] = { { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2796
static const MCOperandInfo OperandInfo263[] = { { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2797
static const MCOperandInfo OperandInfo264[] = { { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, };
2798
static const MCOperandInfo OperandInfo265[] = { { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2799
static const MCOperandInfo OperandInfo266[] = { { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::VFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2800
static const MCOperandInfo OperandInfo267[] = { { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2801
static const MCOperandInfo OperandInfo268[] = { { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2802
static const MCOperandInfo OperandInfo269[] = { { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2803
static const MCOperandInfo OperandInfo270[] = { { PPC::VSSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2804
static const MCOperandInfo OperandInfo271[] = { { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2805
static const MCOperandInfo OperandInfo272[] = { { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2806
static const MCOperandInfo OperandInfo273[] = { { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2807
static const MCOperandInfo OperandInfo274[] = { { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2808
static const MCOperandInfo OperandInfo275[] = { { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2809
static const MCOperandInfo OperandInfo276[] = { { PPC::VSSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2810
static const MCOperandInfo OperandInfo277[] = { { PPC::VFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2811
static const MCOperandInfo OperandInfo278[] = { { PPC::VSSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2812
static const MCOperandInfo OperandInfo279[] = { { PPC::VSSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2813
static const MCOperandInfo OperandInfo280[] = { { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::G8RCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2814
static const MCOperandInfo OperandInfo281[] = { { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2815
static const MCOperandInfo OperandInfo282[] = { { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2816
static const MCOperandInfo OperandInfo283[] = { { PPC::VSSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSSRCRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { PPC::VSSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2817
static const MCOperandInfo OperandInfo284[] = { { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2818
static const MCOperandInfo OperandInfo285[] = { { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2819
static const MCOperandInfo OperandInfo286[] = { { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2820
static const MCOperandInfo OperandInfo287[] = { { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2821
static const MCOperandInfo OperandInfo288[] = { { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::VRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2822
static const MCOperandInfo OperandInfo289[] = { { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2823
static const MCOperandInfo OperandInfo290[] = { { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2824
static const MCOperandInfo OperandInfo291[] = { { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2825
static const MCOperandInfo OperandInfo292[] = { { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2826
static const MCOperandInfo OperandInfo293[] = { { PPC::CRRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2827
static const MCOperandInfo OperandInfo294[] = { { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2828
static const MCOperandInfo OperandInfo295[] = { { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2829
static const MCOperandInfo OperandInfo296[] = { { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, ((0 << 16) | (1 << MCOI::TIED_TO)) }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2830
static const MCOperandInfo OperandInfo297[] = { { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2831
static const MCOperandInfo OperandInfo298[] = { { PPC::VSSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2832
static const MCOperandInfo OperandInfo299[] = { { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2833
static const MCOperandInfo OperandInfo300[] = { { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2834
static const MCOperandInfo OperandInfo301[] = { { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2835
static const MCOperandInfo OperandInfo302[] = { { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, };
2836
static const MCOperandInfo OperandInfo303[] = { { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2837
static const MCOperandInfo OperandInfo304[] = { { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2838
static const MCOperandInfo OperandInfo305[] = { { PPC::VSRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { PPC::VFRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2839
static const MCOperandInfo OperandInfo306[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2840
static const MCOperandInfo OperandInfo307[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, };
2841
static const MCOperandInfo OperandInfo308[] = { { -1, 0, MCOI::OPERAND_UNKNOWN, 0 }, { PPC::CRBITRCRegClassID, 0, MCOI::OPERAND_REGISTER, 0 }, { -1, 0, MCOI::OPERAND_IMMEDIATE, 0 }, };
2842
2843
extern const MCInstrDesc PPCInsts[] = {
2844
  { 0,  1,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #0 = PHI
2845
  { 1,  0,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #1 = INLINEASM
2846
  { 2,  1,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::NotDuplicable), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #2 = CFI_INSTRUCTION
2847
  { 3,  1,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::NotDuplicable), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #3 = EH_LABEL
2848
  { 4,  1,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::NotDuplicable), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #4 = GC_LABEL
2849
  { 5,  1,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::NotDuplicable), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #5 = ANNOTATION_LABEL
2850
  { 6,  0,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #6 = KILL
2851
  { 7,  3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo4, -1 ,nullptr },  // Inst #7 = EXTRACT_SUBREG
2852
  { 8,  4,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo5, -1 ,nullptr },  // Inst #8 = INSERT_SUBREG
2853
  { 9,  1,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #9 = IMPLICIT_DEF
2854
  { 10, 4,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo6, -1 ,nullptr },  // Inst #10 = SUBREG_TO_REG
2855
  { 11, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::CheapAsAMove), 0x0ULL, nullptr, nullptr, OperandInfo4, -1 ,nullptr },  // Inst #11 = COPY_TO_REGCLASS
2856
  { 12, 0,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #12 = DBG_VALUE
2857
  { 13, 1,  0,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #13 = DBG_LABEL
2858
  { 14, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::CheapAsAMove), 0x0ULL, nullptr, nullptr, OperandInfo7, -1 ,nullptr },  // Inst #14 = REG_SEQUENCE
2859
  { 15, 2,  1,  0,  117,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::CheapAsAMove), 0x0ULL, nullptr, nullptr, OperandInfo7, -1 ,nullptr },  // Inst #15 = COPY
2860
  { 16, 0,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #16 = BUNDLE
2861
  { 17, 1,  0,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #17 = LIFETIME_START
2862
  { 18, 1,  0,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #18 = LIFETIME_END
2863
  { 19, 2,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo8, -1 ,nullptr },  // Inst #19 = STACKMAP
2864
  { 20, 1,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #20 = FENTRY_CALL
2865
  { 21, 6,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo9, -1 ,nullptr },  // Inst #21 = PATCHPOINT
2866
  { 22, 1,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::Rematerializable), 0x0ULL, nullptr, nullptr, OperandInfo10, -1 ,nullptr },  // Inst #22 = LOAD_STACK_GUARD
2867
  { 23, 0,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #23 = STATEPOINT
2868
  { 24, 2,  0,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo11, -1 ,nullptr },  // Inst #24 = LOCAL_ESCAPE
2869
  { 25, 1,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #25 = FAULTING_OP
2870
  { 26, 1,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #26 = PATCHABLE_OP
2871
  { 27, 0,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #27 = PATCHABLE_FUNCTION_ENTER
2872
  { 28, 0,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #28 = PATCHABLE_RET
2873
  { 29, 0,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #29 = PATCHABLE_FUNCTION_EXIT
2874
  { 30, 0,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Return)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #30 = PATCHABLE_TAIL_CALL
2875
  { 31, 2,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo11, -1 ,nullptr },  // Inst #31 = PATCHABLE_EVENT_CALL
2876
  { 32, 3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Call)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo12, -1 ,nullptr },  // Inst #32 = PATCHABLE_TYPED_EVENT_CALL
2877
  { 33, 1,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #33 = ICALL_BRANCH_FUNNEL
2878
  { 34, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #34 = G_ADD
2879
  { 35, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #35 = G_SUB
2880
  { 36, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #36 = G_MUL
2881
  { 37, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #37 = G_SDIV
2882
  { 38, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #38 = G_UDIV
2883
  { 39, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #39 = G_SREM
2884
  { 40, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #40 = G_UREM
2885
  { 41, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #41 = G_AND
2886
  { 42, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #42 = G_OR
2887
  { 43, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #43 = G_XOR
2888
  { 44, 1,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #44 = G_IMPLICIT_DEF
2889
  { 45, 1,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #45 = G_PHI
2890
  { 46, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #46 = G_FRAME_INDEX
2891
  { 47, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #47 = G_GLOBAL_VALUE
2892
  { 48, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo16, -1 ,nullptr },  // Inst #48 = G_EXTRACT
2893
  { 49, 2,  2,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #49 = G_UNMERGE_VALUES
2894
  { 50, 4,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo18, -1 ,nullptr },  // Inst #50 = G_INSERT
2895
  { 51, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #51 = G_MERGE_VALUES
2896
  { 52, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #52 = G_PTRTOINT
2897
  { 53, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #53 = G_INTTOPTR
2898
  { 54, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #54 = G_BITCAST
2899
  { 55, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #55 = G_LOAD
2900
  { 56, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #56 = G_SEXTLOAD
2901
  { 57, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #57 = G_ZEXTLOAD
2902
  { 58, 2,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #58 = G_STORE
2903
  { 59, 5,  2,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo19, -1 ,nullptr },  // Inst #59 = G_ATOMIC_CMPXCHG_WITH_SUCCESS
2904
  { 60, 4,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo20, -1 ,nullptr },  // Inst #60 = G_ATOMIC_CMPXCHG
2905
  { 61, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #61 = G_ATOMICRMW_XCHG
2906
  { 62, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #62 = G_ATOMICRMW_ADD
2907
  { 63, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #63 = G_ATOMICRMW_SUB
2908
  { 64, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #64 = G_ATOMICRMW_AND
2909
  { 65, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #65 = G_ATOMICRMW_NAND
2910
  { 66, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #66 = G_ATOMICRMW_OR
2911
  { 67, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #67 = G_ATOMICRMW_XOR
2912
  { 68, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #68 = G_ATOMICRMW_MAX
2913
  { 69, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #69 = G_ATOMICRMW_MIN
2914
  { 70, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #70 = G_ATOMICRMW_UMAX
2915
  { 71, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo21, -1 ,nullptr },  // Inst #71 = G_ATOMICRMW_UMIN
2916
  { 72, 2,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #72 = G_BRCOND
2917
  { 73, 1,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #73 = G_BRINDIRECT
2918
  { 74, 1,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Variadic), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #74 = G_INTRINSIC
2919
  { 75, 1,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::Variadic)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #75 = G_INTRINSIC_W_SIDE_EFFECTS
2920
  { 76, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #76 = G_ANYEXT
2921
  { 77, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #77 = G_TRUNC
2922
  { 78, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #78 = G_CONSTANT
2923
  { 79, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo15, -1 ,nullptr },  // Inst #79 = G_FCONSTANT
2924
  { 80, 1,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo14, -1 ,nullptr },  // Inst #80 = G_VASTART
2925
  { 81, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo16, -1 ,nullptr },  // Inst #81 = G_VAARG
2926
  { 82, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #82 = G_SEXT
2927
  { 83, 2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #83 = G_ZEXT
2928
  { 84, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #84 = G_SHL
2929
  { 85, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #85 = G_LSHR
2930
  { 86, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #86 = G_ASHR
2931
  { 87, 4,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #87 = G_ICMP
2932
  { 88, 4,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo22, -1 ,nullptr },  // Inst #88 = G_FCMP
2933
  { 89, 4,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo20, -1 ,nullptr },  // Inst #89 = G_SELECT
2934
  { 90, 5,  2,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo23, -1 ,nullptr },  // Inst #90 = G_UADDE
2935
  { 91, 5,  2,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo23, -1 ,nullptr },  // Inst #91 = G_USUBE
2936
  { 92, 4,  2,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo20, -1 ,nullptr },  // Inst #92 = G_SADDO
2937
  { 93, 4,  2,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo20, -1 ,nullptr },  // Inst #93 = G_SSUBO
2938
  { 94, 4,  2,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo20, -1 ,nullptr },  // Inst #94 = G_UMULO
2939
  { 95, 4,  2,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo20, -1 ,nullptr },  // Inst #95 = G_SMULO
2940
  { 96, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #96 = G_UMULH
2941
  { 97, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #97 = G_SMULH
2942
  { 98, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #98 = G_FADD
2943
  { 99, 3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #99 = G_FSUB
2944
  { 100,  3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #100 = G_FMUL
2945
  { 101,  4,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo24, -1 ,nullptr },  // Inst #101 = G_FMA
2946
  { 102,  3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #102 = G_FDIV
2947
  { 103,  3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #103 = G_FREM
2948
  { 104,  3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo13, -1 ,nullptr },  // Inst #104 = G_FPOW
2949
  { 105,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo25, -1 ,nullptr },  // Inst #105 = G_FEXP
2950
  { 106,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo25, -1 ,nullptr },  // Inst #106 = G_FEXP2
2951
  { 107,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo25, -1 ,nullptr },  // Inst #107 = G_FLOG
2952
  { 108,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo25, -1 ,nullptr },  // Inst #108 = G_FLOG2
2953
  { 109,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo25, -1 ,nullptr },  // Inst #109 = G_FNEG
2954
  { 110,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #110 = G_FPEXT
2955
  { 111,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #111 = G_FPTRUNC
2956
  { 112,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #112 = G_FPTOSI
2957
  { 113,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #113 = G_FPTOUI
2958
  { 114,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #114 = G_SITOFP
2959
  { 115,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #115 = G_UITOFP
2960
  { 116,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo25, -1 ,nullptr },  // Inst #116 = G_FABS
2961
  { 117,  3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo26, -1 ,nullptr },  // Inst #117 = G_GEP
2962
  { 118,  3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo27, -1 ,nullptr },  // Inst #118 = G_PTR_MASK
2963
  { 119,  1,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #119 = G_BR
2964
  { 120,  4,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo28, -1 ,nullptr },  // Inst #120 = G_INSERT_VECTOR_ELT
2965
  { 121,  3,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo29, -1 ,nullptr },  // Inst #121 = G_EXTRACT_VECTOR_ELT
2966
  { 122,  4,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo30, -1 ,nullptr },  // Inst #122 = G_SHUFFLE_VECTOR
2967
  { 123,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo25, -1 ,nullptr },  // Inst #123 = G_BSWAP
2968
  { 124,  2,  1,  0,  0,  0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo17, -1 ,nullptr },  // Inst #124 = G_ADDRSPACE_CAST
2969
  { 125,  1,  0,  4,  1,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList1, OperandInfo31, -1 ,nullptr },  // Inst #125 = CFENCE8
2970
  { 126,  4,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #126 = CLRLSLDI
2971
  { 127,  4,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #127 = CLRLSLDIo
2972
  { 128,  4,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #128 = CLRLSLWI
2973
  { 129,  4,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #129 = CLRLSLWIo
2974
  { 130,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #130 = CLRRDI
2975
  { 131,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #131 = CLRRDIo
2976
  { 132,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #132 = CLRRWI
2977
  { 133,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #133 = CLRRWIo
2978
  { 134,  2,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #134 = CP_COPY_FIRST
2979
  { 135,  2,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #135 = CP_COPYx
2980
  { 136,  2,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #136 = CP_PASTE_LAST
2981
  { 137,  2,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #137 = CP_PASTEx
2982
  { 138,  2,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo37, -1 ,nullptr },  // Inst #138 = DCBFL
2983
  { 139,  2,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo37, -1 ,nullptr },  // Inst #139 = DCBFLP
2984
  { 140,  2,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo37, -1 ,nullptr },  // Inst #140 = DCBFx
2985
  { 141,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #141 = DCBTCT
2986
  { 142,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #142 = DCBTDS
2987
  { 143,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #143 = DCBTSTCT
2988
  { 144,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #144 = DCBTSTDS
2989
  { 145,  2,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo37, -1 ,nullptr },  // Inst #145 = DCBTSTT
2990
  { 146,  2,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo37, -1 ,nullptr },  // Inst #146 = DCBTSTx
2991
  { 147,  2,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo37, -1 ,nullptr },  // Inst #147 = DCBTT
2992
  { 148,  2,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo37, -1 ,nullptr },  // Inst #148 = DCBTx
2993
  { 149,  3,  1,  4,  211,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo39, -1 ,nullptr },  // Inst #149 = DFLOADf32
2994
  { 150,  3,  1,  4,  174,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo40, -1 ,nullptr },  // Inst #150 = DFLOADf64
2995
  { 151,  3,  0,  4,  217,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo39, -1 ,nullptr },  // Inst #151 = DFSTOREf32
2996
  { 152,  3,  0,  4,  217,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo40, -1 ,nullptr },  // Inst #152 = DFSTOREf64
2997
  { 153,  4,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #153 = EXTLDI
2998
  { 154,  4,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #154 = EXTLDIo
2999
  { 155,  4,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #155 = EXTLWI
3000
  { 156,  4,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #156 = EXTLWIo
3001
  { 157,  4,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #157 = EXTRDI
3002
  { 158,  4,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #158 = EXTRDIo
3003
  { 159,  4,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #159 = EXTRWI
3004
  { 160,  4,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #160 = EXTRWIo
3005
  { 161,  4,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #161 = INSLWI
3006
  { 162,  4,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #162 = INSLWIo
3007
  { 163,  4,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #163 = INSRDI
3008
  { 164,  4,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #164 = INSRDIo
3009
  { 165,  4,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #165 = INSRWI
3010
  { 166,  4,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #166 = INSRWIo
3011
  { 167,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo41, -1 ,nullptr },  // Inst #167 = LAx
3012
  { 168,  3,  1,  4,  208,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0xc0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #168 = LIWAX
3013
  { 169,  3,  1,  4,  174,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0xc0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #169 = LIWZX
3014
  { 170,  4,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #170 = RLWIMIbm
3015
  { 171,  4,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #171 = RLWIMIobm
3016
  { 172,  4,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #172 = RLWINMbm
3017
  { 173,  4,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #173 = RLWINMobm
3018
  { 174,  4,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #174 = RLWNMbm
3019
  { 175,  4,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo43, -1 ,nullptr },  // Inst #175 = RLWNMobm
3020
  { 176,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #176 = ROTRDI
3021
  { 177,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #177 = ROTRDIo
3022
  { 178,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #178 = ROTRWI
3023
  { 179,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #179 = ROTRWIo
3024
  { 180,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #180 = SLDI
3025
  { 181,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #181 = SLDIo
3026
  { 182,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #182 = SLWI
3027
  { 183,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #183 = SLWIo
3028
  { 184,  3,  1,  4,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr },  // Inst #184 = SPILLTOVSR_LD
3029
  { 185,  3,  1,  4,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x80ULL, nullptr, nullptr, OperandInfo45, -1 ,nullptr },  // Inst #185 = SPILLTOVSR_LDX
3030
  { 186,  3,  0,  4,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo44, -1 ,nullptr },  // Inst #186 = SPILLTOVSR_ST
3031
  { 187,  3,  0,  4,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x80ULL, nullptr, nullptr, OperandInfo45, -1 ,nullptr },  // Inst #187 = SPILLTOVSR_STX
3032
  { 188,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #188 = SRDI
3033
  { 189,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #189 = SRDIo
3034
  { 190,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #190 = SRWI
3035
  { 191,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #191 = SRWIo
3036
  { 192,  3,  0,  4,  217,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0xc0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #192 = STIWX
3037
  { 193,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #193 = SUBI
3038
  { 194,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #194 = SUBIC
3039
  { 195,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #195 = SUBICo
3040
  { 196,  3,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #196 = SUBIS
3041
  { 197,  2,  0,  0,  0,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo46, -1 ,nullptr },  // Inst #197 = SUBPCIS
3042
  { 198,  3,  1,  4,  211,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0xc0ULL, nullptr, nullptr, OperandInfo47, -1 ,nullptr },  // Inst #198 = XFLOADf32
3043
  { 199,  3,  1,  4,  174,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayLoad), 0xc0ULL, ImplicitList2, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #199 = XFLOADf64
3044
  { 200,  3,  0,  4,  217,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0xc0ULL, nullptr, nullptr, OperandInfo47, -1 ,nullptr },  // Inst #200 = XFSTOREf32
3045
  { 201,  3,  0,  4,  217,  0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::MayStore), 0xc0ULL, ImplicitList2, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #201 = XFSTOREf64
3046
  { 202,  3,  1,  4,  116,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #202 = ADD4
3047
  { 203,  3,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #203 = ADD4TLS
3048
  { 204,  3,  1,  4,  116,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, ImplicitList3, OperandInfo48, -1 ,nullptr },  // Inst #204 = ADD4o
3049
  { 205,  3,  1,  4,  116,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #205 = ADD8
3050
  { 206,  3,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo50, -1 ,nullptr },  // Inst #206 = ADD8TLS
3051
  { 207,  3,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #207 = ADD8TLS_
3052
  { 208,  3,  1,  4,  116,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, ImplicitList3, OperandInfo49, -1 ,nullptr },  // Inst #208 = ADD8o
3053
  { 209,  3,  1,  4,  115,  0|(1ULL<<MCID::Commutable), 0xcULL, nullptr, ImplicitList4, OperandInfo48, -1 ,nullptr },  // Inst #209 = ADDC
3054
  { 210,  3,  1,  4,  115,  0|(1ULL<<MCID::Commutable), 0xcULL, nullptr, ImplicitList4, OperandInfo49, -1 ,nullptr },  // Inst #210 = ADDC8
3055
  { 211,  3,  1,  4,  245,  0|(1ULL<<MCID::Commutable), 0xcULL, nullptr, ImplicitList5, OperandInfo49, -1 ,nullptr },  // Inst #211 = ADDC8o
3056
  { 212,  3,  1,  4,  245,  0|(1ULL<<MCID::Commutable), 0xcULL, nullptr, ImplicitList5, OperandInfo48, -1 ,nullptr },  // Inst #212 = ADDCo
3057
  { 213,  3,  1,  4,  115,  0|(1ULL<<MCID::Commutable), 0x8ULL, ImplicitList4, ImplicitList4, OperandInfo48, -1 ,nullptr },  // Inst #213 = ADDE
3058
  { 214,  3,  1,  4,  115,  0|(1ULL<<MCID::Commutable), 0x8ULL, ImplicitList4, ImplicitList4, OperandInfo49, -1 ,nullptr },  // Inst #214 = ADDE8
3059
  { 215,  3,  1,  4,  115,  0|(1ULL<<MCID::Commutable), 0x8ULL, ImplicitList4, ImplicitList5, OperandInfo49, -1 ,nullptr },  // Inst #215 = ADDE8o
3060
  { 216,  3,  1,  4,  115,  0|(1ULL<<MCID::Commutable), 0x8ULL, ImplicitList4, ImplicitList5, OperandInfo48, -1 ,nullptr },  // Inst #216 = ADDEo
3061
  { 217,  3,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo51, -1 ,nullptr },  // Inst #217 = ADDI
3062
  { 218,  3,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo50, -1 ,nullptr },  // Inst #218 = ADDI8
3063
  { 219,  3,  1,  4,  115,  0, 0xcULL, nullptr, ImplicitList4, OperandInfo35, -1 ,nullptr },  // Inst #219 = ADDIC
3064
  { 220,  3,  1,  4,  115,  0, 0x8ULL, nullptr, ImplicitList4, OperandInfo34, -1 ,nullptr },  // Inst #220 = ADDIC8
3065
  { 221,  3,  1,  4,  115,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x8ULL, nullptr, ImplicitList5, OperandInfo35, -1 ,nullptr },  // Inst #221 = ADDICo
3066
  { 222,  3,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo51, -1 ,nullptr },  // Inst #222 = ADDIS
3067
  { 223,  3,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo50, -1 ,nullptr },  // Inst #223 = ADDIS8
3068
  { 224,  3,  1,  4,  0,  0, 0x0ULL, nullptr, nullptr, OperandInfo50, -1 ,nullptr },  // Inst #224 = ADDISdtprelHA
3069
  { 225,  3,  1,  4,  0,  0, 0x0ULL, nullptr, nullptr, OperandInfo51, -1 ,nullptr },  // Inst #225 = ADDISdtprelHA32
3070
  { 226,  3,  1,  4,  0,  0, 0x0ULL, nullptr, nullptr, OperandInfo50, -1 ,nullptr },  // Inst #226 = ADDISgotTprelHA
3071
  { 227,  3,  1,  4,  0,  0, 0x0ULL, nullptr, nullptr, OperandInfo50, -1 ,nullptr },  // Inst #227 = ADDIStlsgdHA
3072
  { 228,  3,  1,  4,  0,  0, 0x0ULL, nullptr, nullptr, OperandInfo50, -1 ,nullptr },  // Inst #228 = ADDIStlsldHA
3073
  { 229,  3,  1,  4,  117,  0|(1ULL<<MCID::Rematerializable), 0x0ULL, nullptr, nullptr, OperandInfo50, -1 ,nullptr },  // Inst #229 = ADDIStocHA
3074
  { 230,  3,  1,  4,  0,  0, 0x0ULL, nullptr, nullptr, OperandInfo50, -1 ,nullptr },  // Inst #230 = ADDIdtprelL
3075
  { 231,  3,  1,  4,  0,  0, 0x0ULL, nullptr, nullptr, OperandInfo51, -1 ,nullptr },  // Inst #231 = ADDIdtprelL32
3076
  { 232,  3,  1,  4,  0,  0, 0x0ULL, nullptr, nullptr, OperandInfo50, -1 ,nullptr },  // Inst #232 = ADDItlsgdL
3077
  { 233,  3,  1,  4,  0,  0, 0x0ULL, nullptr, nullptr, OperandInfo51, -1 ,nullptr },  // Inst #233 = ADDItlsgdL32
3078
  { 234,  4,  1,  4,  0,  0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList6, OperandInfo52, -1 ,nullptr },  // Inst #234 = ADDItlsgdLADDR
3079
  { 235,  4,  1,  4,  0,  0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList7, OperandInfo53, -1 ,nullptr },  // Inst #235 = ADDItlsgdLADDR32
3080
  { 236,  3,  1,  4,  0,  0, 0x0ULL, nullptr, nullptr, OperandInfo50, -1 ,nullptr },  // Inst #236 = ADDItlsldL
3081
  { 237,  3,  1,  4,  0,  0, 0x0ULL, nullptr, nullptr, OperandInfo51, -1 ,nullptr },  // Inst #237 = ADDItlsldL32
3082
  { 238,  4,  1,  4,  0,  0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList6, OperandInfo52, -1 ,nullptr },  // Inst #238 = ADDItlsldLADDR
3083
  { 239,  4,  1,  4,  0,  0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList7, OperandInfo53, -1 ,nullptr },  // Inst #239 = ADDItlsldLADDR32
3084
  { 240,  3,  1,  4,  117,  0|(1ULL<<MCID::Rematerializable), 0x0ULL, nullptr, nullptr, OperandInfo50, -1 ,nullptr },  // Inst #240 = ADDItocL
3085
  { 241,  2,  1,  4,  115,  0, 0x8ULL, ImplicitList4, ImplicitList4, OperandInfo36, -1 ,nullptr },  // Inst #241 = ADDME
3086
  { 242,  2,  1,  4,  115,  0, 0x8ULL, ImplicitList4, ImplicitList4, OperandInfo54, -1 ,nullptr },  // Inst #242 = ADDME8
3087
  { 243,  2,  1,  4,  115,  0, 0x8ULL, ImplicitList4, ImplicitList5, OperandInfo54, -1 ,nullptr },  // Inst #243 = ADDME8o
3088
  { 244,  2,  1,  4,  115,  0, 0x8ULL, ImplicitList4, ImplicitList5, OperandInfo36, -1 ,nullptr },  // Inst #244 = ADDMEo
3089
  { 245,  2,  1,  4,  289,  0, 0x8ULL, nullptr, nullptr, OperandInfo55, -1 ,nullptr },  // Inst #245 = ADDPCIS
3090
  { 246,  2,  1,  4,  115,  0, 0x8ULL, ImplicitList4, ImplicitList4, OperandInfo36, -1 ,nullptr },  // Inst #246 = ADDZE
3091
  { 247,  2,  1,  4,  115,  0, 0x8ULL, ImplicitList4, ImplicitList4, OperandInfo54, -1 ,nullptr },  // Inst #247 = ADDZE8
3092
  { 248,  2,  1,  4,  115,  0, 0x8ULL, ImplicitList4, ImplicitList5, OperandInfo54, -1 ,nullptr },  // Inst #248 = ADDZE8o
3093
  { 249,  2,  1,  4,  115,  0, 0x8ULL, ImplicitList4, ImplicitList5, OperandInfo36, -1 ,nullptr },  // Inst #249 = ADDZEo
3094
  { 250,  2,  0,  4,  0,  0, 0x0ULL, ImplicitList8, ImplicitList8, OperandInfo7, -1 ,nullptr },  // Inst #250 = ADJCALLSTACKDOWN
3095
  { 251,  2,  0,  4,  0,  0, 0x0ULL, ImplicitList8, ImplicitList8, OperandInfo7, -1 ,nullptr },  // Inst #251 = ADJCALLSTACKUP
3096
  { 252,  3,  1,  4,  116,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #252 = AND
3097
  { 253,  3,  1,  4,  116,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #253 = AND8
3098
  { 254,  3,  1,  4,  116,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, ImplicitList3, OperandInfo49, -1 ,nullptr },  // Inst #254 = AND8o
3099
  { 255,  3,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #255 = ANDC
3100
  { 256,  3,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #256 = ANDC8
3101
  { 257,  3,  1,  4,  116,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo49, -1 ,nullptr },  // Inst #257 = ANDC8o
3102
  { 258,  3,  1,  4,  116,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo48, -1 ,nullptr },  // Inst #258 = ANDCo
3103
  { 259,  3,  1,  4,  115,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo35, -1 ,nullptr },  // Inst #259 = ANDISo
3104
  { 260,  3,  1,  4,  115,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo34, -1 ,nullptr },  // Inst #260 = ANDISo8
3105
  { 261,  3,  1,  4,  115,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo35, -1 ,nullptr },  // Inst #261 = ANDIo
3106
  { 262,  3,  1,  4,  115,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo34, -1 ,nullptr },  // Inst #262 = ANDIo8
3107
  { 263,  2,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo56, -1 ,nullptr },  // Inst #263 = ANDIo_1_EQ_BIT
3108
  { 264,  2,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr },  // Inst #264 = ANDIo_1_EQ_BIT8
3109
  { 265,  2,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo56, -1 ,nullptr },  // Inst #265 = ANDIo_1_GT_BIT
3110
  { 266,  2,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo57, -1 ,nullptr },  // Inst #266 = ANDIo_1_GT_BIT8
3111
  { 267,  3,  1,  4,  116,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, ImplicitList3, OperandInfo48, -1 ,nullptr },  // Inst #267 = ANDo
3112
  { 268,  5,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo58, -1 ,nullptr },  // Inst #268 = ATOMIC_CMP_SWAP_I16
3113
  { 269,  5,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo58, -1 ,nullptr },  // Inst #269 = ATOMIC_CMP_SWAP_I32
3114
  { 270,  5,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo59, -1 ,nullptr },  // Inst #270 = ATOMIC_CMP_SWAP_I64
3115
  { 271,  5,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo58, -1 ,nullptr },  // Inst #271 = ATOMIC_CMP_SWAP_I8
3116
  { 272,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #272 = ATOMIC_LOAD_ADD_I16
3117
  { 273,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #273 = ATOMIC_LOAD_ADD_I32
3118
  { 274,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo61, -1 ,nullptr },  // Inst #274 = ATOMIC_LOAD_ADD_I64
3119
  { 275,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #275 = ATOMIC_LOAD_ADD_I8
3120
  { 276,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #276 = ATOMIC_LOAD_AND_I16
3121
  { 277,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #277 = ATOMIC_LOAD_AND_I32
3122
  { 278,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo61, -1 ,nullptr },  // Inst #278 = ATOMIC_LOAD_AND_I64
3123
  { 279,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #279 = ATOMIC_LOAD_AND_I8
3124
  { 280,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #280 = ATOMIC_LOAD_MAX_I16
3125
  { 281,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #281 = ATOMIC_LOAD_MAX_I32
3126
  { 282,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo61, -1 ,nullptr },  // Inst #282 = ATOMIC_LOAD_MAX_I64
3127
  { 283,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #283 = ATOMIC_LOAD_MAX_I8
3128
  { 284,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #284 = ATOMIC_LOAD_MIN_I16
3129
  { 285,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #285 = ATOMIC_LOAD_MIN_I32
3130
  { 286,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo61, -1 ,nullptr },  // Inst #286 = ATOMIC_LOAD_MIN_I64
3131
  { 287,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #287 = ATOMIC_LOAD_MIN_I8
3132
  { 288,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #288 = ATOMIC_LOAD_NAND_I16
3133
  { 289,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #289 = ATOMIC_LOAD_NAND_I32
3134
  { 290,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo61, -1 ,nullptr },  // Inst #290 = ATOMIC_LOAD_NAND_I64
3135
  { 291,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #291 = ATOMIC_LOAD_NAND_I8
3136
  { 292,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #292 = ATOMIC_LOAD_OR_I16
3137
  { 293,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #293 = ATOMIC_LOAD_OR_I32
3138
  { 294,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo61, -1 ,nullptr },  // Inst #294 = ATOMIC_LOAD_OR_I64
3139
  { 295,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #295 = ATOMIC_LOAD_OR_I8
3140
  { 296,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #296 = ATOMIC_LOAD_SUB_I16
3141
  { 297,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #297 = ATOMIC_LOAD_SUB_I32
3142
  { 298,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo61, -1 ,nullptr },  // Inst #298 = ATOMIC_LOAD_SUB_I64
3143
  { 299,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #299 = ATOMIC_LOAD_SUB_I8
3144
  { 300,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #300 = ATOMIC_LOAD_UMAX_I16
3145
  { 301,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #301 = ATOMIC_LOAD_UMAX_I32
3146
  { 302,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo61, -1 ,nullptr },  // Inst #302 = ATOMIC_LOAD_UMAX_I64
3147
  { 303,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #303 = ATOMIC_LOAD_UMAX_I8
3148
  { 304,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #304 = ATOMIC_LOAD_UMIN_I16
3149
  { 305,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #305 = ATOMIC_LOAD_UMIN_I32
3150
  { 306,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo61, -1 ,nullptr },  // Inst #306 = ATOMIC_LOAD_UMIN_I64
3151
  { 307,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #307 = ATOMIC_LOAD_UMIN_I8
3152
  { 308,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #308 = ATOMIC_LOAD_XOR_I16
3153
  { 309,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #309 = ATOMIC_LOAD_XOR_I32
3154
  { 310,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo61, -1 ,nullptr },  // Inst #310 = ATOMIC_LOAD_XOR_I64
3155
  { 311,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #311 = ATOMIC_LOAD_XOR_I8
3156
  { 312,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #312 = ATOMIC_SWAP_I16
3157
  { 313,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #313 = ATOMIC_SWAP_I32
3158
  { 314,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo61, -1 ,nullptr },  // Inst #314 = ATOMIC_SWAP_I64
3159
  { 315,  4,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, ImplicitList3, OperandInfo60, -1 ,nullptr },  // Inst #315 = ATOMIC_SWAP_I8
3160
  { 316,  0,  0,  4,  297,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #316 = ATTN
3161
  { 317,  1,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x38ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #317 = B
3162
  { 318,  1,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #318 = BA
3163
  { 319,  2,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x38ULL, nullptr, nullptr, OperandInfo62, -1 ,nullptr },  // Inst #319 = BC
3164
  { 320,  3,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, nullptr, nullptr, OperandInfo63, -1 ,nullptr },  // Inst #320 = BCC
3165
  { 321,  3,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, nullptr, nullptr, OperandInfo63, -1 ,nullptr },  // Inst #321 = BCCA
3166
  { 322,  2,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList9, nullptr, OperandInfo64, -1 ,nullptr },  // Inst #322 = BCCCTR
3167
  { 323,  2,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList10, nullptr, OperandInfo64, -1 ,nullptr },  // Inst #323 = BCCCTR8
3168
  { 324,  2,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList11, ImplicitList12, OperandInfo64, -1 ,nullptr },  // Inst #324 = BCCCTRL
3169
  { 325,  2,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList13, ImplicitList14, OperandInfo64, -1 ,nullptr },  // Inst #325 = BCCCTRL8
3170
  { 326,  3,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList2, ImplicitList12, OperandInfo63, -1 ,nullptr },  // Inst #326 = BCCL
3171
  { 327,  3,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList2, ImplicitList12, OperandInfo63, -1 ,nullptr },  // Inst #327 = BCCLA
3172
  { 328,  2,  0,  4,  288,  0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList15, nullptr, OperandInfo64, -1 ,nullptr },  // Inst #328 = BCCLR
3173
  { 329,  2,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList15, ImplicitList12, OperandInfo64, -1 ,nullptr },  // Inst #329 = BCCLRL
3174
  { 330,  1,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList9, nullptr, OperandInfo65, -1 ,nullptr },  // Inst #330 = BCCTR
3175
  { 331,  1,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList10, nullptr, OperandInfo65, -1 ,nullptr },  // Inst #331 = BCCTR8
3176
  { 332,  1,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList10, nullptr, OperandInfo65, -1 ,nullptr },  // Inst #332 = BCCTR8n
3177
  { 333,  1,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList11, ImplicitList12, OperandInfo65, -1 ,nullptr },  // Inst #333 = BCCTRL
3178
  { 334,  1,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList13, ImplicitList14, OperandInfo65, -1 ,nullptr },  // Inst #334 = BCCTRL8
3179
  { 335,  1,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList13, ImplicitList14, OperandInfo65, -1 ,nullptr },  // Inst #335 = BCCTRL8n
3180
  { 336,  1,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList11, ImplicitList12, OperandInfo65, -1 ,nullptr },  // Inst #336 = BCCTRLn
3181
  { 337,  1,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList9, nullptr, OperandInfo65, -1 ,nullptr },  // Inst #337 = BCCTRn
3182
  { 338,  3,  1,  4,  162,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList16, OperandInfo66, -1 ,nullptr },  // Inst #338 = BCDCFNo
3183
  { 339,  3,  1,  4,  168,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList16, OperandInfo66, -1 ,nullptr },  // Inst #339 = BCDCFSQo
3184
  { 340,  3,  1,  4,  162,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList16, OperandInfo66, -1 ,nullptr },  // Inst #340 = BCDCFZo
3185
  { 341,  3,  1,  4,  162,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList16, OperandInfo67, -1 ,nullptr },  // Inst #341 = BCDCPSGNo
3186
  { 342,  2,  1,  4,  162,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList16, OperandInfo68, -1 ,nullptr },  // Inst #342 = BCDCTNo
3187
  { 343,  2,  1,  4,  166,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList16, OperandInfo68, -1 ,nullptr },  // Inst #343 = BCDCTSQo
3188
  { 344,  3,  1,  4,  162,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList16, OperandInfo66, -1 ,nullptr },  // Inst #344 = BCDCTZo
3189
  { 345,  3,  1,  4,  162,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList16, OperandInfo66, -1 ,nullptr },  // Inst #345 = BCDSETSGNo
3190
  { 346,  4,  1,  4,  165,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList16, OperandInfo69, -1 ,nullptr },  // Inst #346 = BCDSRo
3191
  { 347,  4,  1,  4,  162,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList16, OperandInfo69, -1 ,nullptr },  // Inst #347 = BCDSo
3192
  { 348,  4,  1,  4,  162,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList16, OperandInfo69, -1 ,nullptr },  // Inst #348 = BCDTRUNCo
3193
  { 349,  3,  1,  4,  162,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList16, OperandInfo67, -1 ,nullptr },  // Inst #349 = BCDUSo
3194
  { 350,  3,  1,  4,  162,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList16, OperandInfo67, -1 ,nullptr },  // Inst #350 = BCDUTRUNCo
3195
  { 351,  2,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList2, ImplicitList12, OperandInfo62, -1 ,nullptr },  // Inst #351 = BCL
3196
  { 352,  1,  0,  4,  288,  0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList15, nullptr, OperandInfo65, -1 ,nullptr },  // Inst #352 = BCLR
3197
  { 353,  1,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList15, ImplicitList12, OperandInfo65, -1 ,nullptr },  // Inst #353 = BCLRL
3198
  { 354,  1,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList15, ImplicitList12, OperandInfo65, -1 ,nullptr },  // Inst #354 = BCLRLn
3199
  { 355,  1,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, nullptr, nullptr, OperandInfo65, -1 ,nullptr },  // Inst #355 = BCLRn
3200
  { 356,  1,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList2, ImplicitList12, OperandInfo2, -1 ,nullptr },  // Inst #356 = BCLalways
3201
  { 357,  2,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList2, ImplicitList12, OperandInfo62, -1 ,nullptr },  // Inst #357 = BCLn
3202
  { 358,  0,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList9, nullptr, nullptr, -1 ,nullptr },  // Inst #358 = BCTR
3203
  { 359,  0,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList10, nullptr, nullptr, -1 ,nullptr },  // Inst #359 = BCTR8
3204
  { 360,  0,  0,  4,  288,  0|(1ULL<<MCID::Call), 0x38ULL, ImplicitList11, ImplicitList12, nullptr, -1 ,nullptr },  // Inst #360 = BCTRL
3205
  { 361,  0,  0,  4,  288,  0|(1ULL<<MCID::Call), 0x38ULL, ImplicitList13, ImplicitList14, nullptr, -1 ,nullptr },  // Inst #361 = BCTRL8
3206
  { 362,  2,  0,  8,  288,  0|(1ULL<<MCID::Call), 0x38ULL, ImplicitList13, ImplicitList17, OperandInfo70, -1 ,nullptr },  // Inst #362 = BCTRL8_LDinto_toc
3207
  { 363,  2,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator), 0x38ULL, nullptr, nullptr, OperandInfo62, -1 ,nullptr },  // Inst #363 = BCn
3208
  { 364,  1,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList9, ImplicitList9, OperandInfo2, -1 ,nullptr },  // Inst #364 = BDNZ
3209
  { 365,  1,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList10, ImplicitList10, OperandInfo2, -1 ,nullptr },  // Inst #365 = BDNZ8
3210
  { 366,  1,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList9, ImplicitList9, OperandInfo2, -1 ,nullptr },  // Inst #366 = BDNZA
3211
  { 367,  1,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList9, ImplicitList9, OperandInfo2, -1 ,nullptr },  // Inst #367 = BDNZAm
3212
  { 368,  1,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList9, ImplicitList9, OperandInfo2, -1 ,nullptr },  // Inst #368 = BDNZAp
3213
  { 369,  1,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList11, ImplicitList9, OperandInfo2, -1 ,nullptr },  // Inst #369 = BDNZL
3214
  { 370,  1,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList11, ImplicitList9, OperandInfo2, -1 ,nullptr },  // Inst #370 = BDNZLA
3215
  { 371,  1,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList11, ImplicitList9, OperandInfo2, -1 ,nullptr },  // Inst #371 = BDNZLAm
3216
  { 372,  1,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList11, ImplicitList9, OperandInfo2, -1 ,nullptr },  // Inst #372 = BDNZLAp
3217
  { 373,  0,  0,  4,  288,  0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList18, ImplicitList9, nullptr, -1 ,nullptr },  // Inst #373 = BDNZLR
3218
  { 374,  0,  0,  4,  288,  0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList19, ImplicitList10, nullptr, -1 ,nullptr },  // Inst #374 = BDNZLR8
3219
  { 375,  0,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList18, ImplicitList9, nullptr, -1 ,nullptr },  // Inst #375 = BDNZLRL
3220
  { 376,  0,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList18, ImplicitList9, nullptr, -1 ,nullptr },  // Inst #376 = BDNZLRLm
3221
  { 377,  0,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList18, ImplicitList9, nullptr, -1 ,nullptr },  // Inst #377 = BDNZLRLp
3222
  { 378,  0,  0,  4,  288,  0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList18, ImplicitList9, nullptr, -1 ,nullptr },  // Inst #378 = BDNZLRm
3223
  { 379,  0,  0,  4,  288,  0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList18, ImplicitList9, nullptr, -1 ,nullptr },  // Inst #379 = BDNZLRp
3224
  { 380,  1,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList11, ImplicitList9, OperandInfo2, -1 ,nullptr },  // Inst #380 = BDNZLm
3225
  { 381,  1,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList11, ImplicitList9, OperandInfo2, -1 ,nullptr },  // Inst #381 = BDNZLp
3226
  { 382,  1,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList9, ImplicitList9, OperandInfo2, -1 ,nullptr },  // Inst #382 = BDNZm
3227
  { 383,  1,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList9, ImplicitList9, OperandInfo2, -1 ,nullptr },  // Inst #383 = BDNZp
3228
  { 384,  1,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList9, ImplicitList9, OperandInfo2, -1 ,nullptr },  // Inst #384 = BDZ
3229
  { 385,  1,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList10, ImplicitList10, OperandInfo2, -1 ,nullptr },  // Inst #385 = BDZ8
3230
  { 386,  1,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList9, ImplicitList9, OperandInfo2, -1 ,nullptr },  // Inst #386 = BDZA
3231
  { 387,  1,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList9, ImplicitList9, OperandInfo2, -1 ,nullptr },  // Inst #387 = BDZAm
3232
  { 388,  1,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList9, ImplicitList9, OperandInfo2, -1 ,nullptr },  // Inst #388 = BDZAp
3233
  { 389,  1,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList11, ImplicitList9, OperandInfo2, -1 ,nullptr },  // Inst #389 = BDZL
3234
  { 390,  1,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList11, ImplicitList9, OperandInfo2, -1 ,nullptr },  // Inst #390 = BDZLA
3235
  { 391,  1,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList11, ImplicitList9, OperandInfo2, -1 ,nullptr },  // Inst #391 = BDZLAm
3236
  { 392,  1,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList11, ImplicitList9, OperandInfo2, -1 ,nullptr },  // Inst #392 = BDZLAp
3237
  { 393,  0,  0,  4,  288,  0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList18, ImplicitList9, nullptr, -1 ,nullptr },  // Inst #393 = BDZLR
3238
  { 394,  0,  0,  4,  288,  0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList19, ImplicitList10, nullptr, -1 ,nullptr },  // Inst #394 = BDZLR8
3239
  { 395,  0,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList18, ImplicitList9, nullptr, -1 ,nullptr },  // Inst #395 = BDZLRL
3240
  { 396,  0,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList18, ImplicitList9, nullptr, -1 ,nullptr },  // Inst #396 = BDZLRLm
3241
  { 397,  0,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList18, ImplicitList9, nullptr, -1 ,nullptr },  // Inst #397 = BDZLRLp
3242
  { 398,  0,  0,  4,  288,  0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList18, ImplicitList9, nullptr, -1 ,nullptr },  // Inst #398 = BDZLRm
3243
  { 399,  0,  0,  4,  288,  0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList18, ImplicitList9, nullptr, -1 ,nullptr },  // Inst #399 = BDZLRp
3244
  { 400,  1,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList11, ImplicitList9, OperandInfo2, -1 ,nullptr },  // Inst #400 = BDZLm
3245
  { 401,  1,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList11, ImplicitList9, OperandInfo2, -1 ,nullptr },  // Inst #401 = BDZLp
3246
  { 402,  1,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList9, ImplicitList9, OperandInfo2, -1 ,nullptr },  // Inst #402 = BDZm
3247
  { 403,  1,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList9, ImplicitList9, OperandInfo2, -1 ,nullptr },  // Inst #403 = BDZp
3248
  { 404,  1,  0,  4,  288,  0|(1ULL<<MCID::Call), 0x38ULL, ImplicitList2, ImplicitList12, OperandInfo2, -1 ,nullptr },  // Inst #404 = BL
3249
  { 405,  1,  0,  4,  288,  0|(1ULL<<MCID::Call), 0x38ULL, ImplicitList2, ImplicitList14, OperandInfo2, -1 ,nullptr },  // Inst #405 = BL8
3250
  { 406,  1,  0,  8,  288,  0|(1ULL<<MCID::Call), 0x38ULL, ImplicitList2, ImplicitList14, OperandInfo2, -1 ,nullptr },  // Inst #406 = BL8_NOP
3251
  { 407,  2,  0,  8,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList2, ImplicitList14, OperandInfo7, -1 ,nullptr },  // Inst #407 = BL8_NOP_TLS
3252
  { 408,  2,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList2, ImplicitList14, OperandInfo7, -1 ,nullptr },  // Inst #408 = BL8_TLS
3253
  { 409,  2,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList2, ImplicitList14, OperandInfo7, -1 ,nullptr },  // Inst #409 = BL8_TLS_
3254
  { 410,  1,  0,  4,  288,  0|(1ULL<<MCID::Call), 0x38ULL, ImplicitList2, ImplicitList12, OperandInfo2, -1 ,nullptr },  // Inst #410 = BLA
3255
  { 411,  1,  0,  4,  288,  0|(1ULL<<MCID::Call), 0x38ULL, ImplicitList2, ImplicitList14, OperandInfo2, -1 ,nullptr },  // Inst #411 = BLA8
3256
  { 412,  1,  0,  8,  288,  0|(1ULL<<MCID::Call), 0x38ULL, ImplicitList2, ImplicitList14, OperandInfo2, -1 ,nullptr },  // Inst #412 = BLA8_NOP
3257
  { 413,  0,  0,  4,  288,  0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x38ULL, ImplicitList15, nullptr, nullptr, -1 ,nullptr },  // Inst #413 = BLR
3258
  { 414,  0,  0,  4,  288,  0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator), 0x38ULL, ImplicitList20, nullptr, nullptr, -1 ,nullptr },  // Inst #414 = BLR8
3259
  { 415,  0,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList15, ImplicitList12, nullptr, -1 ,nullptr },  // Inst #415 = BLRL
3260
  { 416,  2,  0,  4,  288,  0|(1ULL<<MCID::Call)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList2, ImplicitList12, OperandInfo7, -1 ,nullptr },  // Inst #416 = BL_TLS
3261
  { 417,  3,  1,  4,  110,  0, 0x8ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #417 = BPERMD
3262
  { 418,  3,  1,  4,  292,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #418 = BRINC
3263
  { 419,  0,  0,  4,  297,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #419 = CLRBHRB
3264
  { 420,  3,  1,  4,  110,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #420 = CMPB
3265
  { 421,  3,  1,  4,  110,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #421 = CMPB8
3266
  { 422,  3,  1,  4,  114,  0|(1ULL<<MCID::Compare), 0x8ULL, nullptr, nullptr, OperandInfo71, -1 ,nullptr },  // Inst #422 = CMPD
3267
  { 423,  3,  1,  4,  114,  0|(1ULL<<MCID::Compare), 0x8ULL, nullptr, nullptr, OperandInfo72, -1 ,nullptr },  // Inst #423 = CMPDI
3268
  { 424,  3,  1,  4,  103,  0|(1ULL<<MCID::Compare), 0x8ULL, nullptr, nullptr, OperandInfo73, -1 ,nullptr },  // Inst #424 = CMPEQB
3269
  { 425,  3,  1,  4,  114,  0|(1ULL<<MCID::Compare), 0x8ULL, nullptr, nullptr, OperandInfo71, -1 ,nullptr },  // Inst #425 = CMPLD
3270
  { 426,  3,  1,  4,  114,  0|(1ULL<<MCID::Compare), 0x8ULL, nullptr, nullptr, OperandInfo72, -1 ,nullptr },  // Inst #426 = CMPLDI
3271
  { 427,  3,  1,  4,  114,  0|(1ULL<<MCID::Compare), 0x8ULL, nullptr, nullptr, OperandInfo74, -1 ,nullptr },  // Inst #427 = CMPLW
3272
  { 428,  3,  1,  4,  114,  0|(1ULL<<MCID::Compare), 0x8ULL, nullptr, nullptr, OperandInfo75, -1 ,nullptr },  // Inst #428 = CMPLWI
3273
  { 429,  4,  1,  4,  103,  0|(1ULL<<MCID::Compare), 0x8ULL, nullptr, nullptr, OperandInfo76, -1 ,nullptr },  // Inst #429 = CMPRB
3274
  { 430,  4,  1,  4,  103,  0|(1ULL<<MCID::Compare), 0x8ULL, nullptr, nullptr, OperandInfo76, -1 ,nullptr },  // Inst #430 = CMPRB8
3275
  { 431,  3,  1,  4,  114,  0|(1ULL<<MCID::Compare), 0x8ULL, nullptr, nullptr, OperandInfo74, -1 ,nullptr },  // Inst #431 = CMPW
3276
  { 432,  3,  1,  4,  114,  0|(1ULL<<MCID::Compare), 0x8ULL, nullptr, nullptr, OperandInfo75, -1 ,nullptr },  // Inst #432 = CMPWI
3277
  { 433,  2,  1,  4,  110,  0, 0x8ULL, nullptr, nullptr, OperandInfo54, -1 ,nullptr },  // Inst #433 = CNTLZD
3278
  { 434,  2,  1,  4,  110,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo54, -1 ,nullptr },  // Inst #434 = CNTLZDo
3279
  { 435,  2,  1,  4,  110,  0, 0x8ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #435 = CNTLZW
3280
  { 436,  2,  1,  4,  110,  0, 0x8ULL, nullptr, nullptr, OperandInfo54, -1 ,nullptr },  // Inst #436 = CNTLZW8
3281
  { 437,  2,  1,  4,  110,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo54, -1 ,nullptr },  // Inst #437 = CNTLZW8o
3282
  { 438,  2,  1,  4,  110,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo36, -1 ,nullptr },  // Inst #438 = CNTLZWo
3283
  { 439,  2,  1,  4,  110,  0, 0x8ULL, nullptr, nullptr, OperandInfo54, -1 ,nullptr },  // Inst #439 = CNTTZD
3284
  { 440,  2,  1,  4,  110,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo54, -1 ,nullptr },  // Inst #440 = CNTTZDo
3285
  { 441,  2,  1,  4,  110,  0, 0x8ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #441 = CNTTZW
3286
  { 442,  2,  1,  4,  110,  0, 0x8ULL, nullptr, nullptr, OperandInfo54, -1 ,nullptr },  // Inst #442 = CNTTZW8
3287
  { 443,  2,  1,  4,  110,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo54, -1 ,nullptr },  // Inst #443 = CNTTZW8o
3288
  { 444,  2,  1,  4,  110,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo36, -1 ,nullptr },  // Inst #444 = CNTTZWo
3289
  { 445,  0,  0,  4,  183,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #445 = CP_ABORT
3290
  { 446,  3,  0,  4,  176,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #446 = CP_COPY
3291
  { 447,  3,  0,  4,  176,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #447 = CP_COPY8
3292
  { 448,  3,  0,  4,  177,  0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #448 = CP_PASTE
3293
  { 449,  3,  0,  4,  177,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #449 = CP_PASTE8
3294
  { 450,  3,  0,  4,  203,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #450 = CP_PASTE8o
3295
  { 451,  3,  0,  4,  203,  0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList3, OperandInfo35, -1 ,nullptr },  // Inst #451 = CP_PASTEo
3296
  { 452,  0,  0,  4,  129,  0, 0x0ULL, nullptr, ImplicitList21, nullptr, -1 ,nullptr },  // Inst #452 = CR6SET
3297
  { 453,  0,  0,  4,  129,  0, 0x0ULL, nullptr, ImplicitList21, nullptr, -1 ,nullptr },  // Inst #453 = CR6UNSET
3298
  { 454,  3,  1,  4,  129,  0|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo77, -1 ,nullptr },  // Inst #454 = CRAND
3299
  { 455,  3,  1,  4,  129,  0, 0x0ULL, nullptr, nullptr, OperandInfo77, -1 ,nullptr },  // Inst #455 = CRANDC
3300
  { 456,  3,  1,  4,  129,  0|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo77, -1 ,nullptr },  // Inst #456 = CREQV
3301
  { 457,  3,  1,  4,  129,  0|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo77, -1 ,nullptr },  // Inst #457 = CRNAND
3302
  { 458,  3,  1,  4,  129,  0|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo77, -1 ,nullptr },  // Inst #458 = CRNOR
3303
  { 459,  3,  1,  4,  129,  0|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo77, -1 ,nullptr },  // Inst #459 = CROR
3304
  { 460,  3,  1,  4,  129,  0, 0x0ULL, nullptr, nullptr, OperandInfo77, -1 ,nullptr },  // Inst #460 = CRORC
3305
  { 461,  1,  1,  4,  129,  0, 0x0ULL, nullptr, nullptr, OperandInfo65, -1 ,nullptr },  // Inst #461 = CRSET
3306
  { 462,  1,  1,  4,  129,  0, 0x0ULL, nullptr, nullptr, OperandInfo65, -1 ,nullptr },  // Inst #462 = CRUNSET
3307
  { 463,  3,  1,  4,  129,  0|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo77, -1 ,nullptr },  // Inst #463 = CRXOR
3308
  { 464,  3,  0,  4,  288,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, nullptr, nullptr, OperandInfo63, -1 ,nullptr },  // Inst #464 = CTRL_DEP
3309
  { 465,  2,  1,  4,  181,  0, 0x8ULL, nullptr, nullptr, OperandInfo55, -1 ,nullptr },  // Inst #465 = DARN
3310
  { 466,  2,  0,  4,  314,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo37, -1 ,nullptr },  // Inst #466 = DCBA
3311
  { 467,  3,  0,  4,  175,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo78, -1 ,nullptr },  // Inst #467 = DCBF
3312
  { 468,  2,  0,  4,  175,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo37, -1 ,nullptr },  // Inst #468 = DCBFEP
3313
  { 469,  2,  0,  4,  314,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo37, -1 ,nullptr },  // Inst #469 = DCBI
3314
  { 470,  2,  0,  4,  175,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo37, -1 ,nullptr },  // Inst #470 = DCBST
3315
  { 471,  2,  0,  4,  175,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo37, -1 ,nullptr },  // Inst #471 = DCBSTEP
3316
  { 472,  3,  0,  4,  175,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x2ULL, nullptr, nullptr, OperandInfo78, -1 ,nullptr },  // Inst #472 = DCBT
3317
  { 473,  3,  0,  4,  175,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #473 = DCBTEP
3318
  { 474,  3,  0,  4,  175,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x2ULL, nullptr, nullptr, OperandInfo78, -1 ,nullptr },  // Inst #474 = DCBTST
3319
  { 475,  3,  0,  4,  175,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr },  // Inst #475 = DCBTSTEP
3320
  { 476,  2,  0,  4,  175,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo37, -1 ,nullptr },  // Inst #476 = DCBZ
3321
  { 477,  2,  0,  4,  175,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo37, -1 ,nullptr },  // Inst #477 = DCBZEP
3322
  { 478,  2,  0,  4,  175,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo37, -1 ,nullptr },  // Inst #478 = DCBZL
3323
  { 479,  2,  0,  4,  175,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo37, -1 ,nullptr },  // Inst #479 = DCBZLEP
3324
  { 480,  2,  0,  4,  300,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #480 = DCCCI
3325
  { 481,  3,  1,  4,  238,  0, 0x8ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #481 = DIVD
3326
  { 482,  3,  1,  4,  239,  0, 0x8ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #482 = DIVDE
3327
  { 483,  3,  1,  4,  239,  0, 0x8ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #483 = DIVDEU
3328
  { 484,  3,  1,  4,  243,  0, 0xdULL, nullptr, ImplicitList3, OperandInfo49, -1 ,nullptr },  // Inst #484 = DIVDEUo
3329
  { 485,  3,  1,  4,  243,  0, 0xdULL, nullptr, ImplicitList3, OperandInfo49, -1 ,nullptr },  // Inst #485 = DIVDEo
3330
  { 486,  3,  1,  4,  238,  0, 0x8ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #486 = DIVDU
3331
  { 487,  3,  1,  4,  241,  0, 0xdULL, nullptr, ImplicitList3, OperandInfo49, -1 ,nullptr },  // Inst #487 = DIVDUo
3332
  { 488,  3,  1,  4,  241,  0, 0xdULL, nullptr, ImplicitList3, OperandInfo49, -1 ,nullptr },  // Inst #488 = DIVDo
3333
  { 489,  3,  1,  4,  236,  0, 0x8ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #489 = DIVW
3334
  { 490,  3,  1,  4,  237,  0, 0x8ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #490 = DIVWE
3335
  { 491,  3,  1,  4,  237,  0, 0x8ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #491 = DIVWEU
3336
  { 492,  3,  1,  4,  242,  0, 0xdULL, nullptr, ImplicitList3, OperandInfo48, -1 ,nullptr },  // Inst #492 = DIVWEUo
3337
  { 493,  3,  1,  4,  242,  0, 0xdULL, nullptr, ImplicitList3, OperandInfo48, -1 ,nullptr },  // Inst #493 = DIVWEo
3338
  { 494,  3,  1,  4,  236,  0, 0x8ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #494 = DIVWU
3339
  { 495,  3,  1,  4,  240,  0, 0xdULL, nullptr, ImplicitList3, OperandInfo48, -1 ,nullptr },  // Inst #495 = DIVWUo
3340
  { 496,  3,  1,  4,  240,  0, 0xdULL, nullptr, ImplicitList3, OperandInfo48, -1 ,nullptr },  // Inst #496 = DIVWo
3341
  { 497,  1,  0,  4,  300,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, PPC::DeprecatedDST ,nullptr },  // Inst #497 = DSS
3342
  { 498,  0,  0,  4,  300,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, PPC::DeprecatedDST ,nullptr },  // Inst #498 = DSSALL
3343
  { 499,  3,  0,  4,  300,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo79, PPC::DeprecatedDST ,nullptr },  // Inst #499 = DST
3344
  { 500,  3,  0,  4,  300,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo80, PPC::DeprecatedDST ,nullptr },  // Inst #500 = DST64
3345
  { 501,  3,  0,  4,  300,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo79, PPC::DeprecatedDST ,nullptr },  // Inst #501 = DSTST
3346
  { 502,  3,  0,  4,  300,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo80, PPC::DeprecatedDST ,nullptr },  // Inst #502 = DSTST64
3347
  { 503,  3,  0,  4,  300,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo79, PPC::DeprecatedDST ,nullptr },  // Inst #503 = DSTSTT
3348
  { 504,  3,  0,  4,  300,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo80, PPC::DeprecatedDST ,nullptr },  // Inst #504 = DSTSTT64
3349
  { 505,  3,  0,  4,  300,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo79, PPC::DeprecatedDST ,nullptr },  // Inst #505 = DSTT
3350
  { 506,  3,  0,  4,  300,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo80, PPC::DeprecatedDST ,nullptr },  // Inst #506 = DSTT64
3351
  { 507,  4,  1,  4,  0,  0, 0x0ULL, ImplicitList8, ImplicitList8, OperandInfo81, -1 ,nullptr },  // Inst #507 = DYNALLOC
3352
  { 508,  4,  1,  4,  0,  0, 0x0ULL, ImplicitList22, ImplicitList22, OperandInfo82, -1 ,nullptr },  // Inst #508 = DYNALLOC8
3353
  { 509,  3,  1,  4,  0,  0, 0x0ULL, nullptr, nullptr, OperandInfo83, -1 ,nullptr },  // Inst #509 = DYNAREAOFFSET
3354
  { 510,  3,  1,  4,  0,  0, 0x0ULL, nullptr, nullptr, OperandInfo83, -1 ,nullptr },  // Inst #510 = DYNAREAOFFSET8
3355
  { 511,  2,  1,  4,  16, 0, 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #511 = EFDABS
3356
  { 512,  3,  1,  4,  17, 0, 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #512 = EFDADD
3357
  { 513,  2,  1,  4,  16, 0, 0x0ULL, nullptr, nullptr, OperandInfo86, -1 ,nullptr },  // Inst #513 = EFDCFS
3358
  { 514,  2,  1,  4,  16, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo86, -1 ,nullptr },  // Inst #514 = EFDCFSF
3359
  { 515,  2,  1,  4,  16, 0, 0x0ULL, nullptr, nullptr, OperandInfo87, -1 ,nullptr },  // Inst #515 = EFDCFSI
3360
  { 516,  2,  1,  4,  16, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo87, -1 ,nullptr },  // Inst #516 = EFDCFSID
3361
  { 517,  2,  1,  4,  16, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo86, -1 ,nullptr },  // Inst #517 = EFDCFUF
3362
  { 518,  2,  1,  4,  16, 0, 0x0ULL, nullptr, nullptr, OperandInfo87, -1 ,nullptr },  // Inst #518 = EFDCFUI
3363
  { 519,  2,  1,  4,  16, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo87, -1 ,nullptr },  // Inst #519 = EFDCFUID
3364
  { 520,  3,  1,  4,  16, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo88, -1 ,nullptr },  // Inst #520 = EFDCMPEQ
3365
  { 521,  3,  1,  4,  16, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo88, -1 ,nullptr },  // Inst #521 = EFDCMPGT
3366
  { 522,  3,  1,  4,  16, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo88, -1 ,nullptr },  // Inst #522 = EFDCMPLT
3367
  { 523,  2,  1,  4,  16, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo86, -1 ,nullptr },  // Inst #523 = EFDCTSF
3368
  { 524,  2,  1,  4,  16, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo89, -1 ,nullptr },  // Inst #524 = EFDCTSI
3369
  { 525,  2,  1,  4,  16, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo89, -1 ,nullptr },  // Inst #525 = EFDCTSIDZ
3370
  { 526,  2,  1,  4,  16, 0, 0x0ULL, nullptr, nullptr, OperandInfo89, -1 ,nullptr },  // Inst #526 = EFDCTSIZ
3371
  { 527,  2,  1,  4,  16, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo86, -1 ,nullptr },  // Inst #527 = EFDCTUF
3372
  { 528,  2,  1,  4,  16, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo89, -1 ,nullptr },  // Inst #528 = EFDCTUI
3373
  { 529,  2,  1,  4,  16, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo89, -1 ,nullptr },  // Inst #529 = EFDCTUIDZ
3374
  { 530,  2,  1,  4,  16, 0, 0x0ULL, nullptr, nullptr, OperandInfo89, -1 ,nullptr },  // Inst #530 = EFDCTUIZ
3375
  { 531,  3,  1,  4,  18, 0, 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #531 = EFDDIV
3376
  { 532,  3,  1,  4,  16, 0, 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #532 = EFDMUL
3377
  { 533,  2,  1,  4,  16, 0, 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #533 = EFDNABS
3378
  { 534,  2,  1,  4,  16, 0, 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #534 = EFDNEG
3379
  { 535,  3,  1,  4,  16, 0, 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #535 = EFDSUB
3380
  { 536,  3,  1,  4,  16, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo88, -1 ,nullptr },  // Inst #536 = EFDTSTEQ
3381
  { 537,  3,  1,  4,  16, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo88, -1 ,nullptr },  // Inst #537 = EFDTSTGT
3382
  { 538,  3,  1,  4,  16, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo88, -1 ,nullptr },  // Inst #538 = EFDTSTLT
3383
  { 539,  2,  1,  4,  19, 0, 0x0ULL, nullptr, nullptr, OperandInfo90, -1 ,nullptr },  // Inst #539 = EFSABS
3384
  { 540,  3,  1,  4,  17, 0, 0x0ULL, nullptr, nullptr, OperandInfo91, -1 ,nullptr },  // Inst #540 = EFSADD
3385
  { 541,  2,  1,  4,  19, 0, 0x0ULL, nullptr, nullptr, OperandInfo92, -1 ,nullptr },  // Inst #541 = EFSCFD
3386
  { 542,  2,  1,  4,  19, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo90, -1 ,nullptr },  // Inst #542 = EFSCFSF
3387
  { 543,  2,  1,  4,  19, 0, 0x0ULL, nullptr, nullptr, OperandInfo93, -1 ,nullptr },  // Inst #543 = EFSCFSI
3388
  { 544,  2,  1,  4,  19, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo90, -1 ,nullptr },  // Inst #544 = EFSCFUF
3389
  { 545,  2,  1,  4,  19, 0, 0x0ULL, nullptr, nullptr, OperandInfo93, -1 ,nullptr },  // Inst #545 = EFSCFUI
3390
  { 546,  3,  1,  4,  20, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo94, -1 ,nullptr },  // Inst #546 = EFSCMPEQ
3391
  { 547,  3,  1,  4,  20, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo94, -1 ,nullptr },  // Inst #547 = EFSCMPGT
3392
  { 548,  3,  1,  4,  20, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo94, -1 ,nullptr },  // Inst #548 = EFSCMPLT
3393
  { 549,  2,  1,  4,  19, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo90, -1 ,nullptr },  // Inst #549 = EFSCTSF
3394
  { 550,  2,  1,  4,  19, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo95, -1 ,nullptr },  // Inst #550 = EFSCTSI
3395
  { 551,  2,  1,  4,  19, 0, 0x0ULL, nullptr, nullptr, OperandInfo95, -1 ,nullptr },  // Inst #551 = EFSCTSIZ
3396
  { 552,  2,  1,  4,  19, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo86, -1 ,nullptr },  // Inst #552 = EFSCTUF
3397
  { 553,  2,  1,  4,  19, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo95, -1 ,nullptr },  // Inst #553 = EFSCTUI
3398
  { 554,  2,  1,  4,  19, 0, 0x0ULL, nullptr, nullptr, OperandInfo95, -1 ,nullptr },  // Inst #554 = EFSCTUIZ
3399
  { 555,  3,  1,  4,  18, 0, 0x0ULL, nullptr, nullptr, OperandInfo91, -1 ,nullptr },  // Inst #555 = EFSDIV
3400
  { 556,  3,  1,  4,  21, 0, 0x0ULL, nullptr, nullptr, OperandInfo91, -1 ,nullptr },  // Inst #556 = EFSMUL
3401
  { 557,  2,  1,  4,  21, 0, 0x0ULL, nullptr, nullptr, OperandInfo90, -1 ,nullptr },  // Inst #557 = EFSNABS
3402
  { 558,  2,  1,  4,  21, 0, 0x0ULL, nullptr, nullptr, OperandInfo90, -1 ,nullptr },  // Inst #558 = EFSNEG
3403
  { 559,  3,  1,  4,  19, 0, 0x0ULL, nullptr, nullptr, OperandInfo91, -1 ,nullptr },  // Inst #559 = EFSSUB
3404
  { 560,  3,  1,  4,  20, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo88, -1 ,nullptr },  // Inst #560 = EFSTSTEQ
3405
  { 561,  3,  1,  4,  20, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo88, -1 ,nullptr },  // Inst #561 = EFSTSTGT
3406
  { 562,  3,  1,  4,  20, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo88, -1 ,nullptr },  // Inst #562 = EFSTSTLT
3407
  { 563,  1,  0,  4,  0,  0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo96, -1 ,nullptr },  // Inst #563 = EH_SjLj_LongJmp32
3408
  { 564,  1,  0,  4,  0,  0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo96, -1 ,nullptr },  // Inst #564 = EH_SjLj_LongJmp64
3409
  { 565,  2,  1,  4,  0,  0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList9, OperandInfo97, -1 ,nullptr },  // Inst #565 = EH_SjLj_SetJmp32
3410
  { 566,  2,  1,  4,  0,  0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, ImplicitList10, OperandInfo97, -1 ,nullptr },  // Inst #566 = EH_SjLj_SetJmp64
3411
  { 567,  1,  0,  0,  0,  0|(1ULL<<MCID::Branch)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #567 = EH_SjLj_Setup
3412
  { 568,  3,  1,  4,  116,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #568 = EQV
3413
  { 569,  3,  1,  4,  116,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #569 = EQV8
3414
  { 570,  3,  1,  4,  116,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, ImplicitList3, OperandInfo49, -1 ,nullptr },  // Inst #570 = EQV8o
3415
  { 571,  3,  1,  4,  116,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, ImplicitList3, OperandInfo48, -1 ,nullptr },  // Inst #571 = EQVo
3416
  { 572,  2,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #572 = EVABS
3417
  { 573,  3,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo98, -1 ,nullptr },  // Inst #573 = EVADDIW
3418
  { 574,  2,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #574 = EVADDSMIAAW
3419
  { 575,  2,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #575 = EVADDSSIAAW
3420
  { 576,  2,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #576 = EVADDUMIAAW
3421
  { 577,  2,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #577 = EVADDUSIAAW
3422
  { 578,  3,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #578 = EVADDW
3423
  { 579,  3,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #579 = EVAND
3424
  { 580,  3,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #580 = EVANDC
3425
  { 581,  3,  1,  4,  293,  0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo88, -1 ,nullptr },  // Inst #581 = EVCMPEQ
3426
  { 582,  3,  1,  4,  293,  0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo88, -1 ,nullptr },  // Inst #582 = EVCMPGTS
3427
  { 583,  3,  1,  4,  293,  0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo88, -1 ,nullptr },  // Inst #583 = EVCMPGTU
3428
  { 584,  3,  1,  4,  293,  0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo88, -1 ,nullptr },  // Inst #584 = EVCMPLTS
3429
  { 585,  3,  1,  4,  293,  0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo88, -1 ,nullptr },  // Inst #585 = EVCMPLTU
3430
  { 586,  2,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #586 = EVCNTLSW
3431
  { 587,  2,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #587 = EVCNTLZW
3432
  { 588,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #588 = EVDIVWS
3433
  { 589,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #589 = EVDIVWU
3434
  { 590,  3,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #590 = EVEQV
3435
  { 591,  2,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #591 = EVEXTSB
3436
  { 592,  2,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #592 = EVEXTSH
3437
  { 593,  2,  1,  4,  22, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #593 = EVFSABS
3438
  { 594,  3,  1,  4,  23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #594 = EVFSADD
3439
  { 595,  2,  1,  4,  23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #595 = EVFSCFSF
3440
  { 596,  2,  1,  4,  23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #596 = EVFSCFSI
3441
  { 597,  2,  1,  4,  23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #597 = EVFSCFUF
3442
  { 598,  2,  1,  4,  23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #598 = EVFSCFUI
3443
  { 599,  3,  1,  4,  19, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo88, -1 ,nullptr },  // Inst #599 = EVFSCMPEQ
3444
  { 600,  3,  1,  4,  19, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo88, -1 ,nullptr },  // Inst #600 = EVFSCMPGT
3445
  { 601,  3,  1,  4,  19, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo88, -1 ,nullptr },  // Inst #601 = EVFSCMPLT
3446
  { 602,  2,  1,  4,  23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #602 = EVFSCTSF
3447
  { 603,  2,  1,  4,  23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #603 = EVFSCTSI
3448
  { 604,  2,  1,  4,  23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #604 = EVFSCTSIZ
3449
  { 605,  2,  1,  4,  23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #605 = EVFSCTUF
3450
  { 606,  2,  1,  4,  23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #606 = EVFSCTUI
3451
  { 607,  2,  1,  4,  23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #607 = EVFSCTUIZ
3452
  { 608,  3,  1,  4,  18, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #608 = EVFSDIV
3453
  { 609,  3,  1,  4,  23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #609 = EVFSMUL
3454
  { 610,  2,  1,  4,  22, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #610 = EVFSNABS
3455
  { 611,  2,  1,  4,  22, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #611 = EVFSNEG
3456
  { 612,  3,  1,  4,  23, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #612 = EVFSSUB
3457
  { 613,  3,  1,  4,  22, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo88, -1 ,nullptr },  // Inst #613 = EVFSTSTEQ
3458
  { 614,  3,  1,  4,  22, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo88, -1 ,nullptr },  // Inst #614 = EVFSTSTGT
3459
  { 615,  3,  1,  4,  22, 0|(1ULL<<MCID::Compare)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo88, -1 ,nullptr },  // Inst #615 = EVFSTSTLT
3460
  { 616,  3,  1,  4,  295,  0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo99, -1 ,nullptr },  // Inst #616 = EVLDD
3461
  { 617,  3,  1,  4,  295,  0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo100, -1 ,nullptr },  // Inst #617 = EVLDDX
3462
  { 618,  3,  1,  4,  295,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo99, -1 ,nullptr },  // Inst #618 = EVLDH
3463
  { 619,  3,  1,  4,  295,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo100, -1 ,nullptr },  // Inst #619 = EVLDHX
3464
  { 620,  3,  1,  4,  295,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo99, -1 ,nullptr },  // Inst #620 = EVLDW
3465
  { 621,  3,  1,  4,  295,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo100, -1 ,nullptr },  // Inst #621 = EVLDWX
3466
  { 622,  3,  1,  4,  295,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo99, -1 ,nullptr },  // Inst #622 = EVLHHESPLAT
3467
  { 623,  3,  1,  4,  295,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo100, -1 ,nullptr },  // Inst #623 = EVLHHESPLATX
3468
  { 624,  3,  1,  4,  295,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo99, -1 ,nullptr },  // Inst #624 = EVLHHOSSPLAT
3469
  { 625,  3,  1,  4,  295,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo100, -1 ,nullptr },  // Inst #625 = EVLHHOSSPLATX
3470
  { 626,  3,  1,  4,  295,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo99, -1 ,nullptr },  // Inst #626 = EVLHHOUSPLAT
3471
  { 627,  3,  1,  4,  295,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo100, -1 ,nullptr },  // Inst #627 = EVLHHOUSPLATX
3472
  { 628,  3,  1,  4,  295,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo99, -1 ,nullptr },  // Inst #628 = EVLWHE
3473
  { 629,  3,  1,  4,  295,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo100, -1 ,nullptr },  // Inst #629 = EVLWHEX
3474
  { 630,  3,  1,  4,  295,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo99, -1 ,nullptr },  // Inst #630 = EVLWHOS
3475
  { 631,  3,  1,  4,  295,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo100, -1 ,nullptr },  // Inst #631 = EVLWHOSX
3476
  { 632,  3,  1,  4,  295,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo99, -1 ,nullptr },  // Inst #632 = EVLWHOU
3477
  { 633,  3,  1,  4,  295,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo100, -1 ,nullptr },  // Inst #633 = EVLWHOUX
3478
  { 634,  3,  1,  4,  295,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo99, -1 ,nullptr },  // Inst #634 = EVLWHSPLAT
3479
  { 635,  3,  1,  4,  295,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo100, -1 ,nullptr },  // Inst #635 = EVLWHSPLATX
3480
  { 636,  3,  1,  4,  295,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo99, -1 ,nullptr },  // Inst #636 = EVLWWSPLAT
3481
  { 637,  3,  1,  4,  295,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo100, -1 ,nullptr },  // Inst #637 = EVLWWSPLATX
3482
  { 638,  3,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #638 = EVMERGEHI
3483
  { 639,  3,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #639 = EVMERGEHILO
3484
  { 640,  3,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #640 = EVMERGELO
3485
  { 641,  3,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #641 = EVMERGELOHI
3486
  { 642,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #642 = EVMHEGSMFAA
3487
  { 643,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #643 = EVMHEGSMFAN
3488
  { 644,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #644 = EVMHEGSMIAA
3489
  { 645,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #645 = EVMHEGSMIAN
3490
  { 646,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #646 = EVMHEGUMIAA
3491
  { 647,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #647 = EVMHEGUMIAN
3492
  { 648,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #648 = EVMHESMF
3493
  { 649,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #649 = EVMHESMFA
3494
  { 650,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #650 = EVMHESMFAAW
3495
  { 651,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #651 = EVMHESMFANW
3496
  { 652,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #652 = EVMHESMI
3497
  { 653,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #653 = EVMHESMIA
3498
  { 654,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #654 = EVMHESMIAAW
3499
  { 655,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #655 = EVMHESMIANW
3500
  { 656,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #656 = EVMHESSF
3501
  { 657,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #657 = EVMHESSFA
3502
  { 658,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #658 = EVMHESSFAAW
3503
  { 659,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #659 = EVMHESSFANW
3504
  { 660,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #660 = EVMHESSIAAW
3505
  { 661,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #661 = EVMHESSIANW
3506
  { 662,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #662 = EVMHEUMI
3507
  { 663,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #663 = EVMHEUMIA
3508
  { 664,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #664 = EVMHEUMIAAW
3509
  { 665,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #665 = EVMHEUMIANW
3510
  { 666,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #666 = EVMHEUSIAAW
3511
  { 667,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #667 = EVMHEUSIANW
3512
  { 668,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #668 = EVMHOGSMFAA
3513
  { 669,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #669 = EVMHOGSMFAN
3514
  { 670,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #670 = EVMHOGSMIAA
3515
  { 671,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #671 = EVMHOGSMIAN
3516
  { 672,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #672 = EVMHOGUMIAA
3517
  { 673,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #673 = EVMHOGUMIAN
3518
  { 674,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #674 = EVMHOSMF
3519
  { 675,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #675 = EVMHOSMFA
3520
  { 676,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #676 = EVMHOSMFAAW
3521
  { 677,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #677 = EVMHOSMFANW
3522
  { 678,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #678 = EVMHOSMI
3523
  { 679,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #679 = EVMHOSMIA
3524
  { 680,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #680 = EVMHOSMIAAW
3525
  { 681,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #681 = EVMHOSMIANW
3526
  { 682,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #682 = EVMHOSSF
3527
  { 683,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #683 = EVMHOSSFA
3528
  { 684,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #684 = EVMHOSSFAAW
3529
  { 685,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #685 = EVMHOSSFANW
3530
  { 686,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #686 = EVMHOSSIAAW
3531
  { 687,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #687 = EVMHOSSIANW
3532
  { 688,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #688 = EVMHOUMI
3533
  { 689,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #689 = EVMHOUMIA
3534
  { 690,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #690 = EVMHOUMIAAW
3535
  { 691,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #691 = EVMHOUMIANW
3536
  { 692,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #692 = EVMHOUSIAAW
3537
  { 693,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #693 = EVMHOUSIANW
3538
  { 694,  2,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #694 = EVMRA
3539
  { 695,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #695 = EVMWHSMF
3540
  { 696,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #696 = EVMWHSMFA
3541
  { 697,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #697 = EVMWHSMI
3542
  { 698,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #698 = EVMWHSMIA
3543
  { 699,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #699 = EVMWHSSF
3544
  { 700,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #700 = EVMWHSSFA
3545
  { 701,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #701 = EVMWHUMI
3546
  { 702,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #702 = EVMWHUMIA
3547
  { 703,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #703 = EVMWLSMIAAW
3548
  { 704,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #704 = EVMWLSMIANW
3549
  { 705,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #705 = EVMWLSSIAAW
3550
  { 706,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #706 = EVMWLSSIANW
3551
  { 707,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #707 = EVMWLUMI
3552
  { 708,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #708 = EVMWLUMIA
3553
  { 709,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #709 = EVMWLUMIAAW
3554
  { 710,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #710 = EVMWLUMIANW
3555
  { 711,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #711 = EVMWLUSIAAW
3556
  { 712,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #712 = EVMWLUSIANW
3557
  { 713,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #713 = EVMWSMF
3558
  { 714,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #714 = EVMWSMFA
3559
  { 715,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #715 = EVMWSMFAA
3560
  { 716,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #716 = EVMWSMFAN
3561
  { 717,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #717 = EVMWSMI
3562
  { 718,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #718 = EVMWSMIA
3563
  { 719,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #719 = EVMWSMIAA
3564
  { 720,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #720 = EVMWSMIAN
3565
  { 721,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #721 = EVMWSSF
3566
  { 722,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #722 = EVMWSSFA
3567
  { 723,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #723 = EVMWSSFAA
3568
  { 724,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #724 = EVMWSSFAN
3569
  { 725,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #725 = EVMWUMI
3570
  { 726,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #726 = EVMWUMIA
3571
  { 727,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #727 = EVMWUMIAA
3572
  { 728,  3,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #728 = EVMWUMIAN
3573
  { 729,  3,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #729 = EVNAND
3574
  { 730,  2,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #730 = EVNEG
3575
  { 731,  3,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #731 = EVNOR
3576
  { 732,  3,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #732 = EVOR
3577
  { 733,  3,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #733 = EVORC
3578
  { 734,  3,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #734 = EVRLW
3579
  { 735,  3,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo98, -1 ,nullptr },  // Inst #735 = EVRLWI
3580
  { 736,  2,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #736 = EVRNDW
3581
  { 737,  4,  1,  4,  22, 0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo101, -1 ,nullptr },  // Inst #737 = EVSEL
3582
  { 738,  3,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #738 = EVSLW
3583
  { 739,  3,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo98, -1 ,nullptr },  // Inst #739 = EVSLWI
3584
  { 740,  2,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo102, -1 ,nullptr },  // Inst #740 = EVSPLATFI
3585
  { 741,  2,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo102, -1 ,nullptr },  // Inst #741 = EVSPLATI
3586
  { 742,  3,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo98, -1 ,nullptr },  // Inst #742 = EVSRWIS
3587
  { 743,  3,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo98, -1 ,nullptr },  // Inst #743 = EVSRWIU
3588
  { 744,  3,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #744 = EVSRWS
3589
  { 745,  3,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #745 = EVSRWU
3590
  { 746,  3,  0,  4,  296,  0|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo99, -1 ,nullptr },  // Inst #746 = EVSTDD
3591
  { 747,  3,  0,  4,  296,  0|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo100, -1 ,nullptr },  // Inst #747 = EVSTDDX
3592
  { 748,  3,  0,  4,  296,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo99, -1 ,nullptr },  // Inst #748 = EVSTDH
3593
  { 749,  3,  0,  4,  296,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo100, -1 ,nullptr },  // Inst #749 = EVSTDHX
3594
  { 750,  3,  0,  4,  296,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo99, -1 ,nullptr },  // Inst #750 = EVSTDW
3595
  { 751,  3,  0,  4,  296,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo100, -1 ,nullptr },  // Inst #751 = EVSTDWX
3596
  { 752,  3,  0,  4,  296,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo99, -1 ,nullptr },  // Inst #752 = EVSTWHE
3597
  { 753,  3,  0,  4,  296,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo100, -1 ,nullptr },  // Inst #753 = EVSTWHEX
3598
  { 754,  3,  0,  4,  296,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo99, -1 ,nullptr },  // Inst #754 = EVSTWHO
3599
  { 755,  3,  0,  4,  296,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo100, -1 ,nullptr },  // Inst #755 = EVSTWHOX
3600
  { 756,  3,  0,  4,  296,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo99, -1 ,nullptr },  // Inst #756 = EVSTWWE
3601
  { 757,  3,  0,  4,  296,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo100, -1 ,nullptr },  // Inst #757 = EVSTWWEX
3602
  { 758,  3,  0,  4,  296,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo99, -1 ,nullptr },  // Inst #758 = EVSTWWO
3603
  { 759,  3,  0,  4,  296,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo100, -1 ,nullptr },  // Inst #759 = EVSTWWOX
3604
  { 760,  2,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #760 = EVSUBFSMIAAW
3605
  { 761,  2,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #761 = EVSUBFSSIAAW
3606
  { 762,  2,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #762 = EVSUBFUMIAAW
3607
  { 763,  2,  1,  4,  294,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo84, -1 ,nullptr },  // Inst #763 = EVSUBFUSIAAW
3608
  { 764,  3,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #764 = EVSUBFW
3609
  { 765,  3,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo103, -1 ,nullptr },  // Inst #765 = EVSUBIFW
3610
  { 766,  3,  1,  4,  293,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo85, -1 ,nullptr },  // Inst #766 = EVXOR
3611
  { 767,  2,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #767 = EXTSB
3612
  { 768,  2,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo54, -1 ,nullptr },  // Inst #768 = EXTSB8
3613
  { 769,  2,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo104, -1 ,nullptr },  // Inst #769 = EXTSB8_32_64
3614
  { 770,  2,  1,  4,  116,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo54, -1 ,nullptr },  // Inst #770 = EXTSB8o
3615
  { 771,  2,  1,  4,  116,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo36, -1 ,nullptr },  // Inst #771 = EXTSBo
3616
  { 772,  2,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #772 = EXTSH
3617
  { 773,  2,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo54, -1 ,nullptr },  // Inst #773 = EXTSH8
3618
  { 774,  2,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo104, -1 ,nullptr },  // Inst #774 = EXTSH8_32_64
3619
  { 775,  2,  1,  4,  116,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo54, -1 ,nullptr },  // Inst #775 = EXTSH8o
3620
  { 776,  2,  1,  4,  116,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo36, -1 ,nullptr },  // Inst #776 = EXTSHo
3621
  { 777,  2,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo54, -1 ,nullptr },  // Inst #777 = EXTSW
3622
  { 778,  3,  1,  4,  112,  0, 0x8ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #778 = EXTSWSLI
3623
  { 779,  3,  1,  4,  257,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo34, -1 ,nullptr },  // Inst #779 = EXTSWSLIo
3624
  { 780,  2,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #780 = EXTSW_32
3625
  { 781,  2,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo104, -1 ,nullptr },  // Inst #781 = EXTSW_32_64
3626
  { 782,  2,  1,  4,  116,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo104, -1 ,nullptr },  // Inst #782 = EXTSW_32_64o
3627
  { 783,  2,  1,  4,  116,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo54, -1 ,nullptr },  // Inst #783 = EXTSWo
3628
  { 784,  0,  0,  4,  179,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #784 = EnforceIEIO
3629
  { 785,  2,  1,  4,  131,  0, 0x18ULL, nullptr, nullptr, OperandInfo105, -1 ,nullptr },  // Inst #785 = FABSD
3630
  { 786,  2,  1,  4,  246,  0, 0x18ULL, nullptr, ImplicitList23, OperandInfo105, -1 ,nullptr },  // Inst #786 = FABSDo
3631
  { 787,  2,  1,  4,  131,  0, 0x18ULL, nullptr, nullptr, OperandInfo106, -1 ,nullptr },  // Inst #787 = FABSS
3632
  { 788,  2,  1,  4,  246,  0, 0x18ULL, nullptr, ImplicitList23, OperandInfo106, -1 ,nullptr },  // Inst #788 = FABSSo
3633
  { 789,  3,  1,  4,  149,  0|(1ULL<<MCID::Commutable), 0x18ULL, ImplicitList2, nullptr, OperandInfo107, -1 ,nullptr },  // Inst #789 = FADD
3634
  { 790,  3,  1,  4,  148,  0|(1ULL<<MCID::Commutable), 0x18ULL, ImplicitList2, nullptr, OperandInfo108, -1 ,nullptr },  // Inst #790 = FADDS
3635
  { 791,  3,  1,  4,  156,  0|(1ULL<<MCID::Commutable), 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo108, -1 ,nullptr },  // Inst #791 = FADDSo
3636
  { 792,  3,  1,  4,  157,  0|(1ULL<<MCID::Commutable), 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo107, -1 ,nullptr },  // Inst #792 = FADDo
3637
  { 793,  3,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList2, nullptr, OperandInfo107, -1 ,nullptr },  // Inst #793 = FADDrtz
3638
  { 794,  2,  1,  4,  148,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo105, -1 ,nullptr },  // Inst #794 = FCFID
3639
  { 795,  2,  1,  4,  148,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo109, -1 ,nullptr },  // Inst #795 = FCFIDS
3640
  { 796,  2,  1,  4,  156,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo109, -1 ,nullptr },  // Inst #796 = FCFIDSo
3641
  { 797,  2,  1,  4,  148,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo105, -1 ,nullptr },  // Inst #797 = FCFIDU
3642
  { 798,  2,  1,  4,  148,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo109, -1 ,nullptr },  // Inst #798 = FCFIDUS
3643
  { 799,  2,  1,  4,  156,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo109, -1 ,nullptr },  // Inst #799 = FCFIDUSo
3644
  { 800,  2,  1,  4,  156,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo105, -1 ,nullptr },  // Inst #800 = FCFIDUo
3645
  { 801,  2,  1,  4,  156,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo105, -1 ,nullptr },  // Inst #801 = FCFIDo
3646
  { 802,  3,  1,  4,  106,  0|(1ULL<<MCID::Compare), 0x18ULL, nullptr, nullptr, OperandInfo110, -1 ,nullptr },  // Inst #802 = FCMPUD
3647
  { 803,  3,  1,  4,  106,  0|(1ULL<<MCID::Compare), 0x18ULL, nullptr, nullptr, OperandInfo111, -1 ,nullptr },  // Inst #803 = FCMPUS
3648
  { 804,  3,  1,  4,  131,  0, 0x18ULL, nullptr, nullptr, OperandInfo107, -1 ,nullptr },  // Inst #804 = FCPSGND
3649
  { 805,  3,  1,  4,  246,  0, 0x18ULL, nullptr, ImplicitList23, OperandInfo107, -1 ,nullptr },  // Inst #805 = FCPSGNDo
3650
  { 806,  3,  1,  4,  131,  0, 0x18ULL, nullptr, nullptr, OperandInfo108, -1 ,nullptr },  // Inst #806 = FCPSGNS
3651
  { 807,  3,  1,  4,  246,  0, 0x18ULL, nullptr, ImplicitList23, OperandInfo108, -1 ,nullptr },  // Inst #807 = FCPSGNSo
3652
  { 808,  2,  1,  4,  148,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo105, -1 ,nullptr },  // Inst #808 = FCTID
3653
  { 809,  2,  1,  4,  148,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo105, -1 ,nullptr },  // Inst #809 = FCTIDU
3654
  { 810,  2,  1,  4,  148,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo105, -1 ,nullptr },  // Inst #810 = FCTIDUZ
3655
  { 811,  2,  1,  4,  156,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo105, -1 ,nullptr },  // Inst #811 = FCTIDUZo
3656
  { 812,  2,  1,  4,  156,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo105, -1 ,nullptr },  // Inst #812 = FCTIDUo
3657
  { 813,  2,  1,  4,  148,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo105, -1 ,nullptr },  // Inst #813 = FCTIDZ
3658
  { 814,  2,  1,  4,  156,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo105, -1 ,nullptr },  // Inst #814 = FCTIDZo
3659
  { 815,  2,  1,  4,  156,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo105, -1 ,nullptr },  // Inst #815 = FCTIDo
3660
  { 816,  2,  1,  4,  148,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo105, -1 ,nullptr },  // Inst #816 = FCTIW
3661
  { 817,  2,  1,  4,  148,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo105, -1 ,nullptr },  // Inst #817 = FCTIWU
3662
  { 818,  2,  1,  4,  148,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo105, -1 ,nullptr },  // Inst #818 = FCTIWUZ
3663
  { 819,  2,  1,  4,  156,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo105, -1 ,nullptr },  // Inst #819 = FCTIWUZo
3664
  { 820,  2,  1,  4,  156,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo105, -1 ,nullptr },  // Inst #820 = FCTIWUo
3665
  { 821,  2,  1,  4,  148,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo105, -1 ,nullptr },  // Inst #821 = FCTIWZ
3666
  { 822,  2,  1,  4,  156,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo105, -1 ,nullptr },  // Inst #822 = FCTIWZo
3667
  { 823,  2,  1,  4,  156,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo105, -1 ,nullptr },  // Inst #823 = FCTIWo
3668
  { 824,  3,  1,  4,  259,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo107, -1 ,nullptr },  // Inst #824 = FDIV
3669
  { 825,  3,  1,  4,  270,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo108, -1 ,nullptr },  // Inst #825 = FDIVS
3670
  { 826,  3,  1,  4,  271,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo108, -1 ,nullptr },  // Inst #826 = FDIVSo
3671
  { 827,  3,  1,  4,  260,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo107, -1 ,nullptr },  // Inst #827 = FDIVo
3672
  { 828,  4,  1,  4,  150,  0|(1ULL<<MCID::Commutable), 0x18ULL, ImplicitList2, nullptr, OperandInfo112, -1 ,nullptr },  // Inst #828 = FMADD
3673
  { 829,  4,  1,  4,  148,  0|(1ULL<<MCID::Commutable), 0x18ULL, ImplicitList2, nullptr, OperandInfo113, -1 ,nullptr },  // Inst #829 = FMADDS
3674
  { 830,  4,  1,  4,  156,  0|(1ULL<<MCID::Commutable), 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo113, -1 ,nullptr },  // Inst #830 = FMADDSo
3675
  { 831,  4,  1,  4,  158,  0|(1ULL<<MCID::Commutable), 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo112, -1 ,nullptr },  // Inst #831 = FMADDo
3676
  { 832,  2,  1,  4,  131,  0, 0x0ULL, nullptr, nullptr, OperandInfo106, -1 ,nullptr },  // Inst #832 = FMR
3677
  { 833,  2,  1,  4,  246,  0, 0x0ULL, nullptr, ImplicitList23, OperandInfo106, -1 ,nullptr },  // Inst #833 = FMRo
3678
  { 834,  4,  1,  4,  150,  0|(1ULL<<MCID::Commutable), 0x18ULL, ImplicitList2, nullptr, OperandInfo112, -1 ,nullptr },  // Inst #834 = FMSUB
3679
  { 835,  4,  1,  4,  148,  0|(1ULL<<MCID::Commutable), 0x18ULL, ImplicitList2, nullptr, OperandInfo113, -1 ,nullptr },  // Inst #835 = FMSUBS
3680
  { 836,  4,  1,  4,  156,  0|(1ULL<<MCID::Commutable), 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo113, -1 ,nullptr },  // Inst #836 = FMSUBSo
3681
  { 837,  4,  1,  4,  158,  0|(1ULL<<MCID::Commutable), 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo112, -1 ,nullptr },  // Inst #837 = FMSUBo
3682
  { 838,  3,  1,  4,  150,  0|(1ULL<<MCID::Commutable), 0x18ULL, ImplicitList2, nullptr, OperandInfo107, -1 ,nullptr },  // Inst #838 = FMUL
3683
  { 839,  3,  1,  4,  148,  0|(1ULL<<MCID::Commutable), 0x18ULL, ImplicitList2, nullptr, OperandInfo108, -1 ,nullptr },  // Inst #839 = FMULS
3684
  { 840,  3,  1,  4,  156,  0|(1ULL<<MCID::Commutable), 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo108, -1 ,nullptr },  // Inst #840 = FMULSo
3685
  { 841,  3,  1,  4,  158,  0|(1ULL<<MCID::Commutable), 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo107, -1 ,nullptr },  // Inst #841 = FMULo
3686
  { 842,  2,  1,  4,  131,  0, 0x18ULL, nullptr, nullptr, OperandInfo105, -1 ,nullptr },  // Inst #842 = FNABSD
3687
  { 843,  2,  1,  4,  246,  0, 0x18ULL, nullptr, ImplicitList23, OperandInfo105, -1 ,nullptr },  // Inst #843 = FNABSDo
3688
  { 844,  2,  1,  4,  131,  0, 0x18ULL, nullptr, nullptr, OperandInfo106, -1 ,nullptr },  // Inst #844 = FNABSS
3689
  { 845,  2,  1,  4,  246,  0, 0x18ULL, nullptr, ImplicitList23, OperandInfo106, -1 ,nullptr },  // Inst #845 = FNABSSo
3690
  { 846,  2,  1,  4,  131,  0, 0x18ULL, nullptr, nullptr, OperandInfo105, -1 ,nullptr },  // Inst #846 = FNEGD
3691
  { 847,  2,  1,  4,  246,  0, 0x18ULL, nullptr, ImplicitList23, OperandInfo105, -1 ,nullptr },  // Inst #847 = FNEGDo
3692
  { 848,  2,  1,  4,  131,  0, 0x18ULL, nullptr, nullptr, OperandInfo106, -1 ,nullptr },  // Inst #848 = FNEGS
3693
  { 849,  2,  1,  4,  246,  0, 0x18ULL, nullptr, ImplicitList23, OperandInfo106, -1 ,nullptr },  // Inst #849 = FNEGSo
3694
  { 850,  4,  1,  4,  150,  0|(1ULL<<MCID::Commutable), 0x18ULL, ImplicitList2, nullptr, OperandInfo112, -1 ,nullptr },  // Inst #850 = FNMADD
3695
  { 851,  4,  1,  4,  148,  0|(1ULL<<MCID::Commutable), 0x18ULL, ImplicitList2, nullptr, OperandInfo113, -1 ,nullptr },  // Inst #851 = FNMADDS
3696
  { 852,  4,  1,  4,  156,  0|(1ULL<<MCID::Commutable), 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo113, -1 ,nullptr },  // Inst #852 = FNMADDSo
3697
  { 853,  4,  1,  4,  158,  0|(1ULL<<MCID::Commutable), 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo112, -1 ,nullptr },  // Inst #853 = FNMADDo
3698
  { 854,  4,  1,  4,  150,  0|(1ULL<<MCID::Commutable), 0x18ULL, ImplicitList2, nullptr, OperandInfo112, -1 ,nullptr },  // Inst #854 = FNMSUB
3699
  { 855,  4,  1,  4,  148,  0|(1ULL<<MCID::Commutable), 0x18ULL, ImplicitList2, nullptr, OperandInfo113, -1 ,nullptr },  // Inst #855 = FNMSUBS
3700
  { 856,  4,  1,  4,  156,  0|(1ULL<<MCID::Commutable), 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo113, -1 ,nullptr },  // Inst #856 = FNMSUBSo
3701
  { 857,  4,  1,  4,  158,  0|(1ULL<<MCID::Commutable), 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo112, -1 ,nullptr },  // Inst #857 = FNMSUBo
3702
  { 858,  2,  1,  4,  148,  0, 0x18ULL, nullptr, nullptr, OperandInfo105, -1 ,nullptr },  // Inst #858 = FRE
3703
  { 859,  2,  1,  4,  148,  0, 0x18ULL, nullptr, nullptr, OperandInfo106, -1 ,nullptr },  // Inst #859 = FRES
3704
  { 860,  2,  1,  4,  156,  0, 0x18ULL, nullptr, ImplicitList23, OperandInfo106, -1 ,nullptr },  // Inst #860 = FRESo
3705
  { 861,  2,  1,  4,  156,  0, 0x18ULL, nullptr, ImplicitList23, OperandInfo105, -1 ,nullptr },  // Inst #861 = FREo
3706
  { 862,  2,  1,  4,  148,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo105, -1 ,nullptr },  // Inst #862 = FRIMD
3707
  { 863,  2,  1,  4,  156,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo105, -1 ,nullptr },  // Inst #863 = FRIMDo
3708
  { 864,  2,  1,  4,  148,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo106, -1 ,nullptr },  // Inst #864 = FRIMS
3709
  { 865,  2,  1,  4,  156,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo106, -1 ,nullptr },  // Inst #865 = FRIMSo
3710
  { 866,  2,  1,  4,  148,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo105, -1 ,nullptr },  // Inst #866 = FRIND
3711
  { 867,  2,  1,  4,  156,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo105, -1 ,nullptr },  // Inst #867 = FRINDo
3712
  { 868,  2,  1,  4,  148,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo106, -1 ,nullptr },  // Inst #868 = FRINS
3713
  { 869,  2,  1,  4,  156,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo106, -1 ,nullptr },  // Inst #869 = FRINSo
3714
  { 870,  2,  1,  4,  148,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo105, -1 ,nullptr },  // Inst #870 = FRIPD
3715
  { 871,  2,  1,  4,  156,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo105, -1 ,nullptr },  // Inst #871 = FRIPDo
3716
  { 872,  2,  1,  4,  148,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo106, -1 ,nullptr },  // Inst #872 = FRIPS
3717
  { 873,  2,  1,  4,  156,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo106, -1 ,nullptr },  // Inst #873 = FRIPSo
3718
  { 874,  2,  1,  4,  148,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo105, -1 ,nullptr },  // Inst #874 = FRIZD
3719
  { 875,  2,  1,  4,  156,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo105, -1 ,nullptr },  // Inst #875 = FRIZDo
3720
  { 876,  2,  1,  4,  148,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo106, -1 ,nullptr },  // Inst #876 = FRIZS
3721
  { 877,  2,  1,  4,  156,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo106, -1 ,nullptr },  // Inst #877 = FRIZSo
3722
  { 878,  2,  1,  4,  148,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo109, -1 ,nullptr },  // Inst #878 = FRSP
3723
  { 879,  2,  1,  4,  156,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo109, -1 ,nullptr },  // Inst #879 = FRSPo
3724
  { 880,  2,  1,  4,  148,  0, 0x18ULL, nullptr, nullptr, OperandInfo105, -1 ,nullptr },  // Inst #880 = FRSQRTE
3725
  { 881,  2,  1,  4,  148,  0, 0x18ULL, nullptr, nullptr, OperandInfo106, -1 ,nullptr },  // Inst #881 = FRSQRTES
3726
  { 882,  2,  1,  4,  156,  0, 0x18ULL, nullptr, ImplicitList23, OperandInfo106, -1 ,nullptr },  // Inst #882 = FRSQRTESo
3727
  { 883,  2,  1,  4,  156,  0, 0x18ULL, nullptr, ImplicitList23, OperandInfo105, -1 ,nullptr },  // Inst #883 = FRSQRTEo
3728
  { 884,  4,  1,  4,  148,  0, 0x18ULL, nullptr, nullptr, OperandInfo112, -1 ,nullptr },  // Inst #884 = FSELD
3729
  { 885,  4,  1,  4,  152,  0, 0x18ULL, nullptr, ImplicitList23, OperandInfo112, -1 ,nullptr },  // Inst #885 = FSELDo
3730
  { 886,  4,  1,  4,  148,  0, 0x18ULL, nullptr, nullptr, OperandInfo114, -1 ,nullptr },  // Inst #886 = FSELS
3731
  { 887,  4,  1,  4,  152,  0, 0x18ULL, nullptr, ImplicitList23, OperandInfo114, -1 ,nullptr },  // Inst #887 = FSELSo
3732
  { 888,  2,  1,  4,  262,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo105, -1 ,nullptr },  // Inst #888 = FSQRT
3733
  { 889,  2,  1,  4,  267,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo106, -1 ,nullptr },  // Inst #889 = FSQRTS
3734
  { 890,  2,  1,  4,  268,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo106, -1 ,nullptr },  // Inst #890 = FSQRTSo
3735
  { 891,  2,  1,  4,  265,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo105, -1 ,nullptr },  // Inst #891 = FSQRTo
3736
  { 892,  3,  1,  4,  149,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo107, -1 ,nullptr },  // Inst #892 = FSUB
3737
  { 893,  3,  1,  4,  148,  0, 0x18ULL, ImplicitList2, nullptr, OperandInfo108, -1 ,nullptr },  // Inst #893 = FSUBS
3738
  { 894,  3,  1,  4,  156,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo108, -1 ,nullptr },  // Inst #894 = FSUBSo
3739
  { 895,  3,  1,  4,  157,  0, 0x18ULL, ImplicitList2, ImplicitList23, OperandInfo107, -1 ,nullptr },  // Inst #895 = FSUBo
3740
  { 896,  3,  1,  4,  106,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x18ULL, nullptr, nullptr, OperandInfo110, -1 ,nullptr },  // Inst #896 = FTDIV
3741
  { 897,  2,  1,  4,  106,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x18ULL, nullptr, nullptr, OperandInfo115, -1 ,nullptr },  // Inst #897 = FTSQRT
3742
  { 898,  3,  1,  8,  0,  0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList24, OperandInfo34, -1 ,nullptr },  // Inst #898 = GETtlsADDR
3743
  { 899,  3,  1,  4,  0,  0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList25, OperandInfo35, -1 ,nullptr },  // Inst #899 = GETtlsADDR32
3744
  { 900,  3,  1,  4,  0,  0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList24, OperandInfo34, -1 ,nullptr },  // Inst #900 = GETtlsldADDR
3745
  { 901,  3,  1,  4,  0,  0|(1ULL<<MCID::ExtraSrcRegAllocReq)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x0ULL, nullptr, ImplicitList25, OperandInfo35, -1 ,nullptr },  // Inst #901 = GETtlsldADDR32
3746
  { 902,  0,  0,  4,  297,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #902 = HRFID
3747
  { 903,  2,  0,  4,  178,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo37, -1 ,nullptr },  // Inst #903 = ICBI
3748
  { 904,  2,  0,  4,  178,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo37, -1 ,nullptr },  // Inst #904 = ICBIEP
3749
  { 905,  3,  0,  4,  301,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo78, -1 ,nullptr },  // Inst #905 = ICBLC
3750
  { 906,  3,  0,  4,  300,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo78, -1 ,nullptr },  // Inst #906 = ICBLQ
3751
  { 907,  3,  0,  4,  179,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo78, -1 ,nullptr },  // Inst #907 = ICBT
3752
  { 908,  3,  0,  4,  179,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo78, -1 ,nullptr },  // Inst #908 = ICBTLS
3753
  { 909,  2,  0,  4,  300,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #909 = ICCCI
3754
  { 910,  4,  1,  4,  133,  0|(1ULL<<MCID::Select), 0x8ULL, nullptr, nullptr, OperandInfo116, -1 ,nullptr },  // Inst #910 = ISEL
3755
  { 911,  4,  1,  4,  133,  0|(1ULL<<MCID::Select), 0x8ULL, nullptr, nullptr, OperandInfo117, -1 ,nullptr },  // Inst #911 = ISEL8
3756
  { 912,  0,  0,  4,  184,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #912 = ISYNC
3757
  { 913,  3,  1,  4,  115,  0, 0x8ULL, nullptr, nullptr, OperandInfo51, -1 ,nullptr },  // Inst #913 = LA
3758
  { 914,  3,  1,  4,  180,  0|(1ULL<<MCID::MayLoad), 0x80ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #914 = LBARX
3759
  { 915,  3,  1,  4,  180,  0|(1ULL<<MCID::MayLoad), 0x80ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #915 = LBARXL
3760
  { 916,  3,  1,  4,  300,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #916 = LBEPX
3761
  { 917,  3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo41, -1 ,nullptr },  // Inst #917 = LBZ
3762
  { 918,  3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo119, -1 ,nullptr },  // Inst #918 = LBZ8
3763
  { 919,  3,  1,  4,  179,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x80ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #919 = LBZCIX
3764
  { 920,  4,  2,  4,  281,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo120, -1 ,nullptr },  // Inst #920 = LBZU
3765
  { 921,  4,  2,  4,  281,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo121, -1 ,nullptr },  // Inst #921 = LBZU8
3766
  { 922,  4,  2,  4,  282,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo122, -1 ,nullptr },  // Inst #922 = LBZUX
3767
  { 923,  4,  2,  4,  282,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo123, -1 ,nullptr },  // Inst #923 = LBZUX8
3768
  { 924,  3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #924 = LBZX
3769
  { 925,  3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #925 = LBZX8
3770
  { 926,  3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x8ULL, nullptr, nullptr, OperandInfo125, -1 ,nullptr },  // Inst #926 = LBZXTLS
3771
  { 927,  3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x8ULL, nullptr, nullptr, OperandInfo125, -1 ,nullptr },  // Inst #927 = LBZXTLS_
3772
  { 928,  3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x8ULL, nullptr, nullptr, OperandInfo126, -1 ,nullptr },  // Inst #928 = LBZXTLS_32
3773
  { 929,  3,  1,  4,  181,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo119, -1 ,nullptr },  // Inst #929 = LD
3774
  { 930,  3,  1,  4,  182,  0|(1ULL<<MCID::MayLoad), 0x80ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #930 = LDARX
3775
  { 931,  3,  1,  4,  182,  0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #931 = LDARXL
3776
  { 932,  3,  1,  4,  290,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraDefRegAllocReq), 0x80ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #932 = LDAT
3777
  { 933,  3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #933 = LDBRX
3778
  { 934,  3,  1,  4,  179,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x80ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #934 = LDCIX
3779
  { 935,  3,  1,  4,  201,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #935 = LDMX
3780
  { 936,  4,  2,  4,  283,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo121, -1 ,nullptr },  // Inst #936 = LDU
3781
  { 937,  4,  2,  4,  284,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo123, -1 ,nullptr },  // Inst #937 = LDUX
3782
  { 938,  3,  1,  4,  181,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #938 = LDX
3783
  { 939,  3,  1,  4,  181,  0|(1ULL<<MCID::MayLoad), 0x8ULL, nullptr, nullptr, OperandInfo125, -1 ,nullptr },  // Inst #939 = LDXTLS
3784
  { 940,  3,  1,  4,  181,  0|(1ULL<<MCID::MayLoad), 0x8ULL, nullptr, nullptr, OperandInfo125, -1 ,nullptr },  // Inst #940 = LDXTLS_
3785
  { 941,  3,  1,  4,  0,  0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo127, -1 ,nullptr },  // Inst #941 = LDgotTprelL
3786
  { 942,  3,  1,  4,  0,  0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo128, -1 ,nullptr },  // Inst #942 = LDgotTprelL32
3787
  { 943,  3,  1,  4,  0,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo129, -1 ,nullptr },  // Inst #943 = LDtoc
3788
  { 944,  3,  1,  4,  0,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo129, -1 ,nullptr },  // Inst #944 = LDtocBA
3789
  { 945,  3,  1,  4,  0,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo129, -1 ,nullptr },  // Inst #945 = LDtocCPT
3790
  { 946,  3,  1,  4,  0,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo129, -1 ,nullptr },  // Inst #946 = LDtocJTI
3791
  { 947,  3,  1,  4,  0,  0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo127, -1 ,nullptr },  // Inst #947 = LDtocL
3792
  { 948,  3,  1,  4,  189,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo130, -1 ,nullptr },  // Inst #948 = LFD
3793
  { 949,  3,  1,  4,  302,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo131, -1 ,nullptr },  // Inst #949 = LFDEPX
3794
  { 950,  4,  2,  4,  285,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo132, -1 ,nullptr },  // Inst #950 = LFDU
3795
  { 951,  4,  2,  4,  286,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo133, -1 ,nullptr },  // Inst #951 = LFDUX
3796
  { 952,  3,  1,  4,  189,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo131, -1 ,nullptr },  // Inst #952 = LFDX
3797
  { 953,  3,  1,  4,  206,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo131, -1 ,nullptr },  // Inst #953 = LFIWAX
3798
  { 954,  3,  1,  4,  189,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo131, -1 ,nullptr },  // Inst #954 = LFIWZX
3799
  { 955,  3,  1,  4,  209,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo134, -1 ,nullptr },  // Inst #955 = LFS
3800
  { 956,  4,  2,  4,  275,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo135, -1 ,nullptr },  // Inst #956 = LFSU
3801
  { 957,  4,  2,  4,  276,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo136, -1 ,nullptr },  // Inst #957 = LFSUX
3802
  { 958,  3,  1,  4,  209,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo137, -1 ,nullptr },  // Inst #958 = LFSX
3803
  { 959,  3,  1,  4,  202,  0|(1ULL<<MCID::MayLoad), 0x14ULL, nullptr, nullptr, OperandInfo41, -1 ,nullptr },  // Inst #959 = LHA
3804
  { 960,  3,  1,  4,  202,  0|(1ULL<<MCID::MayLoad), 0x14ULL, nullptr, nullptr, OperandInfo119, -1 ,nullptr },  // Inst #960 = LHA8
3805
  { 961,  3,  1,  4,  180,  0|(1ULL<<MCID::MayLoad), 0x80ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #961 = LHARX
3806
  { 962,  3,  1,  4,  180,  0|(1ULL<<MCID::MayLoad), 0x80ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #962 = LHARXL
3807
  { 963,  4,  2,  4,  212,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo120, -1 ,nullptr },  // Inst #963 = LHAU
3808
  { 964,  4,  2,  4,  212,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo121, -1 ,nullptr },  // Inst #964 = LHAU8
3809
  { 965,  4,  2,  4,  213,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo122, -1 ,nullptr },  // Inst #965 = LHAUX
3810
  { 966,  4,  2,  4,  213,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo123, -1 ,nullptr },  // Inst #966 = LHAUX8
3811
  { 967,  3,  1,  4,  202,  0|(1ULL<<MCID::MayLoad), 0x94ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #967 = LHAX
3812
  { 968,  3,  1,  4,  202,  0|(1ULL<<MCID::MayLoad), 0x94ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #968 = LHAX8
3813
  { 969,  3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #969 = LHBRX
3814
  { 970,  3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #970 = LHBRX8
3815
  { 971,  3,  1,  4,  300,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #971 = LHEPX
3816
  { 972,  3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo41, -1 ,nullptr },  // Inst #972 = LHZ
3817
  { 973,  3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo119, -1 ,nullptr },  // Inst #973 = LHZ8
3818
  { 974,  3,  1,  4,  179,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x80ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #974 = LHZCIX
3819
  { 975,  4,  2,  4,  196,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo120, -1 ,nullptr },  // Inst #975 = LHZU
3820
  { 976,  4,  2,  4,  196,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo121, -1 ,nullptr },  // Inst #976 = LHZU8
3821
  { 977,  4,  2,  4,  197,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo122, -1 ,nullptr },  // Inst #977 = LHZUX
3822
  { 978,  4,  2,  4,  197,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo123, -1 ,nullptr },  // Inst #978 = LHZUX8
3823
  { 979,  3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #979 = LHZX
3824
  { 980,  3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #980 = LHZX8
3825
  { 981,  3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x8ULL, nullptr, nullptr, OperandInfo125, -1 ,nullptr },  // Inst #981 = LHZXTLS
3826
  { 982,  3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x8ULL, nullptr, nullptr, OperandInfo125, -1 ,nullptr },  // Inst #982 = LHZXTLS_
3827
  { 983,  3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x8ULL, nullptr, nullptr, OperandInfo126, -1 ,nullptr },  // Inst #983 = LHZXTLS_32
3828
  { 984,  2,  1,  4,  116,  0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x8ULL, nullptr, nullptr, OperandInfo138, -1 ,nullptr },  // Inst #984 = LI
3829
  { 985,  2,  1,  4,  116,  0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x8ULL, nullptr, nullptr, OperandInfo46, -1 ,nullptr },  // Inst #985 = LI8
3830
  { 986,  2,  1,  4,  116,  0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x8ULL, nullptr, nullptr, OperandInfo138, -1 ,nullptr },  // Inst #986 = LIS
3831
  { 987,  2,  1,  4,  116,  0|(1ULL<<MCID::MoveImm)|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x8ULL, nullptr, nullptr, OperandInfo46, -1 ,nullptr },  // Inst #987 = LIS8
3832
  { 988,  3,  1,  4,  188,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo41, -1 ,nullptr },  // Inst #988 = LMW
3833
  { 989,  3,  1,  4,  179,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x80ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #989 = LSWI
3834
  { 990,  3,  1,  4,  172,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo139, -1 ,nullptr },  // Inst #990 = LVEBX
3835
  { 991,  3,  1,  4,  172,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo139, -1 ,nullptr },  // Inst #991 = LVEHX
3836
  { 992,  3,  1,  4,  172,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo139, -1 ,nullptr },  // Inst #992 = LVEWX
3837
  { 993,  3,  1,  4,  160,  0, 0x90ULL, nullptr, nullptr, OperandInfo139, -1 ,nullptr },  // Inst #993 = LVSL
3838
  { 994,  3,  1,  4,  160,  0, 0x90ULL, nullptr, nullptr, OperandInfo139, -1 ,nullptr },  // Inst #994 = LVSR
3839
  { 995,  3,  1,  4,  172,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo139, -1 ,nullptr },  // Inst #995 = LVX
3840
  { 996,  3,  1,  4,  172,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo139, -1 ,nullptr },  // Inst #996 = LVXL
3841
  { 997,  3,  1,  4,  204,  0|(1ULL<<MCID::MayLoad), 0x14ULL, nullptr, nullptr, OperandInfo119, -1 ,nullptr },  // Inst #997 = LWA
3842
  { 998,  3,  1,  4,  180,  0|(1ULL<<MCID::MayLoad), 0x80ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #998 = LWARX
3843
  { 999,  3,  1,  4,  180,  0|(1ULL<<MCID::MayLoad), 0x80ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #999 = LWARXL
3844
  { 1000, 3,  1,  4,  290,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x80ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #1000 = LWAT
3845
  { 1001, 4,  2,  4,  213,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo123, -1 ,nullptr },  // Inst #1001 = LWAUX
3846
  { 1002, 3,  1,  4,  202,  0|(1ULL<<MCID::MayLoad), 0x94ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #1002 = LWAX
3847
  { 1003, 3,  1,  4,  202,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x94ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #1003 = LWAX_32
3848
  { 1004, 3,  1,  4,  204,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x14ULL, nullptr, nullptr, OperandInfo41, -1 ,nullptr },  // Inst #1004 = LWA_32
3849
  { 1005, 3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #1005 = LWBRX
3850
  { 1006, 3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #1006 = LWBRX8
3851
  { 1007, 3,  1,  4,  300,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #1007 = LWEPX
3852
  { 1008, 3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo41, -1 ,nullptr },  // Inst #1008 = LWZ
3853
  { 1009, 3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo119, -1 ,nullptr },  // Inst #1009 = LWZ8
3854
  { 1010, 3,  1,  4,  179,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x80ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #1010 = LWZCIX
3855
  { 1011, 4,  2,  4,  196,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo120, -1 ,nullptr },  // Inst #1011 = LWZU
3856
  { 1012, 4,  2,  4,  196,  0|(1ULL<<MCID::MayLoad), 0x10ULL, nullptr, nullptr, OperandInfo121, -1 ,nullptr },  // Inst #1012 = LWZU8
3857
  { 1013, 4,  2,  4,  197,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo122, -1 ,nullptr },  // Inst #1013 = LWZUX
3858
  { 1014, 4,  2,  4,  197,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo123, -1 ,nullptr },  // Inst #1014 = LWZUX8
3859
  { 1015, 3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #1015 = LWZX
3860
  { 1016, 3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x90ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #1016 = LWZX8
3861
  { 1017, 3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x8ULL, nullptr, nullptr, OperandInfo125, -1 ,nullptr },  // Inst #1017 = LWZXTLS
3862
  { 1018, 3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x8ULL, nullptr, nullptr, OperandInfo125, -1 ,nullptr },  // Inst #1018 = LWZXTLS_
3863
  { 1019, 3,  1,  4,  179,  0|(1ULL<<MCID::MayLoad), 0x8ULL, nullptr, nullptr, OperandInfo126, -1 ,nullptr },  // Inst #1019 = LWZXTLS_32
3864
  { 1020, 3,  1,  4,  0,  0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo140, -1 ,nullptr },  // Inst #1020 = LWZtoc
3865
  { 1021, 3,  1,  4,  173,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo141, -1 ,nullptr },  // Inst #1021 = LXSD
3866
  { 1022, 3,  1,  4,  173,  0|(1ULL<<MCID::MayLoad), 0xc0ULL, ImplicitList2, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #1022 = LXSDX
3867
  { 1023, 3,  1,  4,  173,  0|(1ULL<<MCID::MayLoad), 0xc0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #1023 = LXSIBZX
3868
  { 1024, 3,  1,  4,  173,  0|(1ULL<<MCID::MayLoad), 0xc0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #1024 = LXSIHZX
3869
  { 1025, 3,  1,  4,  207,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0xc0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #1025 = LXSIWAX
3870
  { 1026, 3,  1,  4,  173,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0xc0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #1026 = LXSIWZX
3871
  { 1027, 3,  1,  4,  210,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo141, -1 ,nullptr },  // Inst #1027 = LXSSP
3872
  { 1028, 3,  1,  4,  210,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0xc0ULL, nullptr, nullptr, OperandInfo47, -1 ,nullptr },  // Inst #1028 = LXSSPX
3873
  { 1029, 3,  1,  4,  173,  0|(1ULL<<MCID::MayLoad), 0x40ULL, nullptr, nullptr, OperandInfo142, -1 ,nullptr },  // Inst #1029 = LXV
3874
  { 1030, 3,  1,  4,  173,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0xc0ULL, nullptr, nullptr, OperandInfo143, -1 ,nullptr },  // Inst #1030 = LXVB16X
3875
  { 1031, 3,  1,  4,  173,  0|(1ULL<<MCID::MayLoad), 0xc0ULL, ImplicitList2, nullptr, OperandInfo143, -1 ,nullptr },  // Inst #1031 = LXVD2X
3876
  { 1032, 3,  1,  4,  214,  0|(1ULL<<MCID::MayLoad), 0xc0ULL, ImplicitList2, nullptr, OperandInfo143, -1 ,nullptr },  // Inst #1032 = LXVDSX
3877
  { 1033, 3,  1,  4,  214,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0xc0ULL, nullptr, nullptr, OperandInfo143, -1 ,nullptr },  // Inst #1033 = LXVH8X
3878
  { 1034, 3,  1,  4,  171,  0|(1ULL<<MCID::MayLoad), 0xc0ULL, nullptr, nullptr, OperandInfo144, -1 ,nullptr },  // Inst #1034 = LXVL
3879
  { 1035, 3,  1,  4,  171,  0|(1ULL<<MCID::MayLoad), 0xc0ULL, nullptr, nullptr, OperandInfo144, -1 ,nullptr },  // Inst #1035 = LXVLL
3880
  { 1036, 3,  1,  4,  214,  0|(1ULL<<MCID::MayLoad), 0xc0ULL, ImplicitList2, nullptr, OperandInfo143, -1 ,nullptr },  // Inst #1036 = LXVW4X
3881
  { 1037, 3,  1,  4,  173,  0|(1ULL<<MCID::MayLoad), 0xc0ULL, nullptr, nullptr, OperandInfo143, -1 ,nullptr },  // Inst #1037 = LXVWSX
3882
  { 1038, 3,  1,  4,  173,  0|(1ULL<<MCID::MayLoad), 0xc0ULL, nullptr, nullptr, OperandInfo143, -1 ,nullptr },  // Inst #1038 = LXVX
3883
  { 1039, 4,  1,  4,  144,  0, 0x8ULL, nullptr, nullptr, OperandInfo145, -1 ,nullptr },  // Inst #1039 = MADDHD
3884
  { 1040, 4,  1,  4,  144,  0, 0x8ULL, nullptr, nullptr, OperandInfo145, -1 ,nullptr },  // Inst #1040 = MADDHDU
3885
  { 1041, 4,  1,  4,  144,  0, 0x8ULL, nullptr, nullptr, OperandInfo145, -1 ,nullptr },  // Inst #1041 = MADDLD
3886
  { 1042, 1,  0,  4,  300,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #1042 = MBAR
3887
  { 1043, 2,  1,  4,  118,  0, 0x21ULL, nullptr, nullptr, OperandInfo146, -1 ,nullptr },  // Inst #1043 = MCRF
3888
  { 1044, 2,  1,  4,  247,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo146, -1 ,nullptr },  // Inst #1044 = MCRFS
3889
  { 1045, 1,  1,  4,  119,  0, 0x0ULL, nullptr, nullptr, OperandInfo147, -1 ,nullptr },  // Inst #1045 = MCRXRX
3890
  { 1046, 3,  1,  4,  297,  0, 0x1ULL, nullptr, nullptr, OperandInfo148, -1 ,nullptr },  // Inst #1046 = MFBHRBE
3891
  { 1047, 1,  1,  4,  256,  0|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x20ULL, nullptr, nullptr, OperandInfo149, -1 ,nullptr },  // Inst #1047 = MFCR
3892
  { 1048, 1,  1,  4,  256,  0|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x20ULL, nullptr, nullptr, OperandInfo31, -1 ,nullptr },  // Inst #1048 = MFCR8
3893
  { 1049, 1,  1,  4,  231,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x9ULL, ImplicitList9, nullptr, OperandInfo149, -1 ,nullptr },  // Inst #1049 = MFCTR
3894
  { 1050, 1,  1,  4,  231,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x9ULL, ImplicitList10, nullptr, OperandInfo31, -1 ,nullptr },  // Inst #1050 = MFCTR8
3895
  { 1051, 2,  1,  4,  306,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo150, -1 ,nullptr },  // Inst #1051 = MFDCR
3896
  { 1052, 1,  1,  4,  255,  0, 0x1aULL, ImplicitList2, nullptr, OperandInfo151, -1 ,nullptr },  // Inst #1052 = MFFS
3897
  { 1053, 2,  1,  4,  102,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x1aULL, ImplicitList2, nullptr, OperandInfo105, -1 ,nullptr },  // Inst #1053 = MFFSCDRN
3898
  { 1054, 2,  1,  4,  102,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x1aULL, ImplicitList2, nullptr, OperandInfo152, -1 ,nullptr },  // Inst #1054 = MFFSCDRNI
3899
  { 1055, 1,  1,  4,  255,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x1aULL, ImplicitList2, nullptr, OperandInfo151, -1 ,nullptr },  // Inst #1055 = MFFSCE
3900
  { 1056, 2,  1,  4,  102,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x1aULL, ImplicitList2, nullptr, OperandInfo105, -1 ,nullptr },  // Inst #1056 = MFFSCRN
3901
  { 1057, 2,  1,  4,  102,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x1aULL, ImplicitList2, nullptr, OperandInfo152, -1 ,nullptr },  // Inst #1057 = MFFSCRNI
3902
  { 1058, 1,  1,  4,  255,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x1aULL, ImplicitList2, nullptr, OperandInfo151, -1 ,nullptr },  // Inst #1058 = MFFSL
3903
  { 1059, 1,  1,  4,  255,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList2, ImplicitList23, OperandInfo151, -1 ,nullptr },  // Inst #1059 = MFFSo
3904
  { 1060, 1,  1,  4,  231,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x9ULL, ImplicitList12, nullptr, OperandInfo149, -1 ,nullptr },  // Inst #1060 = MFLR
3905
  { 1061, 1,  1,  4,  231,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x9ULL, ImplicitList14, nullptr, OperandInfo31, -1 ,nullptr },  // Inst #1061 = MFLR8
3906
  { 1062, 1,  1,  4,  232,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo149, -1 ,nullptr },  // Inst #1062 = MFMSR
3907
  { 1063, 2,  1,  4,  127,  0|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x21ULL, nullptr, nullptr, OperandInfo138, -1 ,nullptr },  // Inst #1063 = MFOCRF
3908
  { 1064, 2,  1,  4,  127,  0|(1ULL<<MCID::ExtraSrcRegAllocReq), 0x21ULL, nullptr, nullptr, OperandInfo46, -1 ,nullptr },  // Inst #1064 = MFOCRF8
3909
  { 1065, 2,  1,  4,  228,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo150, -1 ,nullptr },  // Inst #1065 = MFPMR
3910
  { 1066, 2,  1,  4,  231,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo150, -1 ,nullptr },  // Inst #1066 = MFSPR
3911
  { 1067, 2,  1,  4,  231,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo55, -1 ,nullptr },  // Inst #1067 = MFSPR8
3912
  { 1068, 2,  1,  4,  304,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo138, -1 ,nullptr },  // Inst #1068 = MFSR
3913
  { 1069, 2,  1,  4,  304,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #1069 = MFSRIN
3914
  { 1070, 2,  1,  4,  230,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo150, -1 ,nullptr },  // Inst #1070 = MFTB
3915
  { 1071, 1,  1,  4,  230,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x9ULL, nullptr, nullptr, OperandInfo31, -1 ,nullptr },  // Inst #1071 = MFTB8
3916
  { 1072, 2,  1,  4,  113,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x40ULL, nullptr, nullptr, OperandInfo153, -1 ,nullptr },  // Inst #1072 = MFVRD
3917
  { 1073, 1,  1,  4,  227,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x9ULL, nullptr, nullptr, OperandInfo149, -1 ,nullptr },  // Inst #1073 = MFVRSAVE
3918
  { 1074, 2,  1,  4,  227,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x9ULL, nullptr, nullptr, OperandInfo154, -1 ,nullptr },  // Inst #1074 = MFVRSAVEv
3919
  { 1075, 1,  1,  4,  136,  0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo155, -1 ,nullptr },  // Inst #1075 = MFVSCR
3920
  { 1076, 2,  1,  4,  113,  0, 0x40ULL, nullptr, nullptr, OperandInfo156, -1 ,nullptr },  // Inst #1076 = MFVSRD
3921
  { 1077, 2,  1,  4,  163,  0, 0x40ULL, nullptr, nullptr, OperandInfo157, -1 ,nullptr },  // Inst #1077 = MFVSRLD
3922
  { 1078, 2,  1,  4,  113,  0, 0x40ULL, nullptr, nullptr, OperandInfo158, -1 ,nullptr },  // Inst #1078 = MFVSRWZ
3923
  { 1079, 3,  1,  4,  237,  0, 0x8ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #1079 = MODSD
3924
  { 1080, 3,  1,  4,  236,  0, 0x0ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #1080 = MODSW
3925
  { 1081, 3,  1,  4,  237,  0, 0x8ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #1081 = MODUD
3926
  { 1082, 3,  1,  4,  237,  0, 0x0ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #1082 = MODUW
3927
  { 1083, 0,  0,  4,  185,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #1083 = MSGSYNC
3928
  { 1084, 0,  0,  4,  311,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #1084 = MSYNC
3929
  { 1085, 2,  0,  4,  244,  0|(1ULL<<MCID::ExtraDefRegAllocReq), 0x20ULL, nullptr, nullptr, OperandInfo159, -1 ,nullptr },  // Inst #1085 = MTCRF
3930
  { 1086, 2,  0,  4,  244,  0|(1ULL<<MCID::ExtraDefRegAllocReq), 0x20ULL, nullptr, nullptr, OperandInfo160, -1 ,nullptr },  // Inst #1086 = MTCRF8
3931
  { 1087, 1,  0,  4,  226,  0, 0x9ULL, nullptr, ImplicitList9, OperandInfo149, -1 ,nullptr },  // Inst #1087 = MTCTR
3932
  { 1088, 1,  0,  4,  226,  0, 0x9ULL, nullptr, ImplicitList10, OperandInfo31, -1 ,nullptr },  // Inst #1088 = MTCTR8
3933
  { 1089, 1,  0,  4,  226,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x9ULL, nullptr, ImplicitList10, OperandInfo31, -1 ,nullptr },  // Inst #1089 = MTCTR8loop
3934
  { 1090, 1,  0,  4,  226,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x9ULL, nullptr, ImplicitList9, OperandInfo149, -1 ,nullptr },  // Inst #1090 = MTCTRloop
3935
  { 1091, 2,  0,  4,  307,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo150, -1 ,nullptr },  // Inst #1091 = MTDCR
3936
  { 1092, 1,  0,  4,  101,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x1aULL, ImplicitList2, ImplicitList2, OperandInfo2, -1 ,nullptr },  // Inst #1092 = MTFSB0
3937
  { 1093, 1,  0,  4,  101,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x1aULL, ImplicitList2, ImplicitList2, OperandInfo2, -1 ,nullptr },  // Inst #1093 = MTFSB1
3938
  { 1094, 4,  0,  4,  248,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo161, -1 ,nullptr },  // Inst #1094 = MTFSF
3939
  { 1095, 3,  1,  4,  248,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo162, -1 ,nullptr },  // Inst #1095 = MTFSFI
3940
  { 1096, 3,  1,  4,  248,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo162, -1 ,nullptr },  // Inst #1096 = MTFSFIo
3941
  { 1097, 2,  0,  4,  249,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x1aULL, ImplicitList2, ImplicitList2, OperandInfo163, -1 ,nullptr },  // Inst #1097 = MTFSFb
3942
  { 1098, 4,  0,  4,  248,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo161, -1 ,nullptr },  // Inst #1098 = MTFSFo
3943
  { 1099, 1,  0,  4,  226,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x9ULL, nullptr, ImplicitList12, OperandInfo149, -1 ,nullptr },  // Inst #1099 = MTLR
3944
  { 1100, 1,  0,  4,  226,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x9ULL, nullptr, ImplicitList14, OperandInfo31, -1 ,nullptr },  // Inst #1100 = MTLR8
3945
  { 1101, 2,  0,  4,  233,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo150, -1 ,nullptr },  // Inst #1101 = MTMSR
3946
  { 1102, 2,  0,  4,  234,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo150, -1 ,nullptr },  // Inst #1102 = MTMSRD
3947
  { 1103, 2,  1,  4,  128,  0|(1ULL<<MCID::ExtraDefRegAllocReq), 0x21ULL, nullptr, nullptr, OperandInfo164, -1 ,nullptr },  // Inst #1103 = MTOCRF
3948
  { 1104, 2,  1,  4,  128,  0|(1ULL<<MCID::ExtraDefRegAllocReq), 0x21ULL, nullptr, nullptr, OperandInfo165, -1 ,nullptr },  // Inst #1104 = MTOCRF8
3949
  { 1105, 2,  0,  4,  229,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo159, -1 ,nullptr },  // Inst #1105 = MTPMR
3950
  { 1106, 2,  0,  4,  235,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo159, -1 ,nullptr },  // Inst #1106 = MTSPR
3951
  { 1107, 2,  0,  4,  235,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo160, -1 ,nullptr },  // Inst #1107 = MTSPR8
3952
  { 1108, 2,  0,  4,  305,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo138, -1 ,nullptr },  // Inst #1108 = MTSR
3953
  { 1109, 2,  0,  4,  305,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #1109 = MTSRIN
3954
  { 1110, 1,  0,  4,  227,  0|(1ULL<<MCID::UnmodeledSideEffects), 0xaULL, nullptr, nullptr, OperandInfo149, -1 ,nullptr },  // Inst #1110 = MTVRSAVE
3955
  { 1111, 2,  1,  4,  227,  0|(1ULL<<MCID::UnmodeledSideEffects), 0xaULL, nullptr, nullptr, OperandInfo166, -1 ,nullptr },  // Inst #1111 = MTVRSAVEv
3956
  { 1112, 1,  0,  4,  137,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo155, -1 ,nullptr },  // Inst #1112 = MTVSCR
3957
  { 1113, 2,  1,  4,  113,  0, 0x40ULL, nullptr, nullptr, OperandInfo167, -1 ,nullptr },  // Inst #1113 = MTVSRD
3958
  { 1114, 3,  1,  4,  97, 0, 0x40ULL, nullptr, nullptr, OperandInfo168, -1 ,nullptr },  // Inst #1114 = MTVSRDD
3959
  { 1115, 2,  1,  4,  113,  0, 0x40ULL, nullptr, nullptr, OperandInfo169, -1 ,nullptr },  // Inst #1115 = MTVSRWA
3960
  { 1116, 2,  1,  4,  163,  0, 0x40ULL, nullptr, nullptr, OperandInfo170, -1 ,nullptr },  // Inst #1116 = MTVSRWS
3961
  { 1117, 2,  1,  4,  113,  0, 0x40ULL, nullptr, nullptr, OperandInfo169, -1 ,nullptr },  // Inst #1117 = MTVSRWZ
3962
  { 1118, 3,  1,  4,  145,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #1118 = MULHD
3963
  { 1119, 3,  1,  4,  146,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #1119 = MULHDU
3964
  { 1120, 3,  1,  4,  153,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, ImplicitList3, OperandInfo49, -1 ,nullptr },  // Inst #1120 = MULHDUo
3965
  { 1121, 3,  1,  4,  154,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, ImplicitList3, OperandInfo49, -1 ,nullptr },  // Inst #1121 = MULHDo
3966
  { 1122, 3,  1,  4,  145,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #1122 = MULHW
3967
  { 1123, 3,  1,  4,  146,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #1123 = MULHWU
3968
  { 1124, 3,  1,  4,  153,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, ImplicitList3, OperandInfo48, -1 ,nullptr },  // Inst #1124 = MULHWUo
3969
  { 1125, 3,  1,  4,  154,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, ImplicitList3, OperandInfo48, -1 ,nullptr },  // Inst #1125 = MULHWo
3970
  { 1126, 3,  1,  4,  144,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #1126 = MULLD
3971
  { 1127, 3,  1,  4,  155,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, ImplicitList3, OperandInfo49, -1 ,nullptr },  // Inst #1127 = MULLDo
3972
  { 1128, 3,  1,  4,  147,  0, 0x8ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #1128 = MULLI
3973
  { 1129, 3,  1,  4,  147,  0, 0x8ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #1129 = MULLI8
3974
  { 1130, 3,  1,  4,  145,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #1130 = MULLW
3975
  { 1131, 3,  1,  4,  154,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, ImplicitList3, OperandInfo48, -1 ,nullptr },  // Inst #1131 = MULLWo
3976
  { 1132, 0,  0,  4,  0,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, nullptr, ImplicitList12, nullptr, -1 ,nullptr },  // Inst #1132 = MoveGOTtoLR
3977
  { 1133, 0,  0,  4,  0,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, nullptr, ImplicitList12, nullptr, -1 ,nullptr },  // Inst #1133 = MovePCtoLR
3978
  { 1134, 0,  0,  4,  0,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, nullptr, ImplicitList14, nullptr, -1 ,nullptr },  // Inst #1134 = MovePCtoLR8
3979
  { 1135, 3,  1,  4,  116,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #1135 = NAND
3980
  { 1136, 3,  1,  4,  116,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #1136 = NAND8
3981
  { 1137, 3,  1,  4,  116,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, ImplicitList3, OperandInfo49, -1 ,nullptr },  // Inst #1137 = NAND8o
3982
  { 1138, 3,  1,  4,  116,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, ImplicitList3, OperandInfo48, -1 ,nullptr },  // Inst #1138 = NANDo
3983
  { 1139, 0,  0,  4,  297,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #1139 = NAP
3984
  { 1140, 2,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #1140 = NEG
3985
  { 1141, 2,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo54, -1 ,nullptr },  // Inst #1141 = NEG8
3986
  { 1142, 2,  1,  4,  116,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo54, -1 ,nullptr },  // Inst #1142 = NEG8o
3987
  { 1143, 2,  1,  4,  116,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo36, -1 ,nullptr },  // Inst #1143 = NEGo
3988
  { 1144, 0,  0,  4,  116,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x8ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #1144 = NOP
3989
  { 1145, 0,  0,  4,  308,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x8ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #1145 = NOP_GT_PWR6
3990
  { 1146, 0,  0,  4,  308,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x8ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #1146 = NOP_GT_PWR7
3991
  { 1147, 3,  1,  4,  116,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #1147 = NOR
3992
  { 1148, 3,  1,  4,  116,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #1148 = NOR8
3993
  { 1149, 3,  1,  4,  116,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, ImplicitList3, OperandInfo49, -1 ,nullptr },  // Inst #1149 = NOR8o
3994
  { 1150, 3,  1,  4,  116,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, ImplicitList3, OperandInfo48, -1 ,nullptr },  // Inst #1150 = NORo
3995
  { 1151, 3,  1,  4,  116,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #1151 = OR
3996
  { 1152, 3,  1,  4,  116,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #1152 = OR8
3997
  { 1153, 3,  1,  4,  116,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, ImplicitList3, OperandInfo49, -1 ,nullptr },  // Inst #1153 = OR8o
3998
  { 1154, 3,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #1154 = ORC
3999
  { 1155, 3,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #1155 = ORC8
4000
  { 1156, 3,  1,  4,  116,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo49, -1 ,nullptr },  // Inst #1156 = ORC8o
4001
  { 1157, 3,  1,  4,  116,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo48, -1 ,nullptr },  // Inst #1157 = ORCo
4002
  { 1158, 3,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #1158 = ORI
4003
  { 1159, 3,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #1159 = ORI8
4004
  { 1160, 3,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #1160 = ORIS
4005
  { 1161, 3,  1,  4,  116,  0, 0x8ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #1161 = ORIS8
4006
  { 1162, 3,  1,  4,  116,  0|(1ULL<<MCID::Commutable), 0x8ULL, nullptr, ImplicitList3, OperandInfo48, -1 ,nullptr },  // Inst #1162 = ORo
4007
  { 1163, 2,  1,  4,  115,  0, 0x8ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #1163 = POPCNTB
4008
  { 1164, 2,  1,  4,  110,  0, 0x8ULL, nullptr, nullptr, OperandInfo54, -1 ,nullptr },  // Inst #1164 = POPCNTD
4009
  { 1165, 2,  1,  4,  110,  0, 0x8ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #1165 = POPCNTW
4010
  { 1166, 1,  1,  4,  0,  0, 0x0ULL, nullptr, nullptr, OperandInfo149, -1 ,nullptr },  // Inst #1166 = PPC32GOT
4011
  { 1167, 2,  2,  4,  0,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #1167 = PPC32PICGOT
4012
  { 1168, 4,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo171, -1 ,nullptr },  // Inst #1168 = QVALIGNI
4013
  { 1169, 4,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo172, -1 ,nullptr },  // Inst #1169 = QVALIGNIb
4014
  { 1170, 4,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo173, -1 ,nullptr },  // Inst #1170 = QVALIGNIs
4015
  { 1171, 3,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo174, -1 ,nullptr },  // Inst #1171 = QVESPLATI
4016
  { 1172, 3,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo175, -1 ,nullptr },  // Inst #1172 = QVESPLATIb
4017
  { 1173, 3,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo176, -1 ,nullptr },  // Inst #1173 = QVESPLATIs
4018
  { 1174, 2,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1174 = QVFABS
4019
  { 1175, 2,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo178, -1 ,nullptr },  // Inst #1175 = QVFABSs
4020
  { 1176, 3,  1,  4,  21, 0|(1ULL<<MCID::Commutable), 0x0ULL, ImplicitList2, nullptr, OperandInfo179, -1 ,nullptr },  // Inst #1176 = QVFADD
4021
  { 1177, 3,  1,  4,  21, 0|(1ULL<<MCID::Commutable), 0x0ULL, ImplicitList2, nullptr, OperandInfo179, -1 ,nullptr },  // Inst #1177 = QVFADDS
4022
  { 1178, 3,  1,  4,  21, 0|(1ULL<<MCID::Commutable), 0x0ULL, ImplicitList2, nullptr, OperandInfo180, -1 ,nullptr },  // Inst #1178 = QVFADDSs
4023
  { 1179, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1179 = QVFCFID
4024
  { 1180, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1180 = QVFCFIDS
4025
  { 1181, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1181 = QVFCFIDU
4026
  { 1182, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1182 = QVFCFIDUS
4027
  { 1183, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo181, -1 ,nullptr },  // Inst #1183 = QVFCFIDb
4028
  { 1184, 3,  1,  4,  20, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo179, -1 ,nullptr },  // Inst #1184 = QVFCMPEQ
4029
  { 1185, 3,  1,  4,  20, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo182, -1 ,nullptr },  // Inst #1185 = QVFCMPEQb
4030
  { 1186, 3,  1,  4,  20, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo183, -1 ,nullptr },  // Inst #1186 = QVFCMPEQbs
4031
  { 1187, 3,  1,  4,  20, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo179, -1 ,nullptr },  // Inst #1187 = QVFCMPGT
4032
  { 1188, 3,  1,  4,  20, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo182, -1 ,nullptr },  // Inst #1188 = QVFCMPGTb
4033
  { 1189, 3,  1,  4,  20, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo183, -1 ,nullptr },  // Inst #1189 = QVFCMPGTbs
4034
  { 1190, 3,  1,  4,  20, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo179, -1 ,nullptr },  // Inst #1190 = QVFCMPLT
4035
  { 1191, 3,  1,  4,  20, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo182, -1 ,nullptr },  // Inst #1191 = QVFCMPLTb
4036
  { 1192, 3,  1,  4,  20, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo183, -1 ,nullptr },  // Inst #1192 = QVFCMPLTbs
4037
  { 1193, 3,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo179, -1 ,nullptr },  // Inst #1193 = QVFCPSGN
4038
  { 1194, 3,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo180, -1 ,nullptr },  // Inst #1194 = QVFCPSGNs
4039
  { 1195, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1195 = QVFCTID
4040
  { 1196, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1196 = QVFCTIDU
4041
  { 1197, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1197 = QVFCTIDUZ
4042
  { 1198, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1198 = QVFCTIDZ
4043
  { 1199, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo181, -1 ,nullptr },  // Inst #1199 = QVFCTIDb
4044
  { 1200, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1200 = QVFCTIW
4045
  { 1201, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1201 = QVFCTIWU
4046
  { 1202, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1202 = QVFCTIWUZ
4047
  { 1203, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1203 = QVFCTIWZ
4048
  { 1204, 4,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo171, -1 ,nullptr },  // Inst #1204 = QVFLOGICAL
4049
  { 1205, 4,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo172, -1 ,nullptr },  // Inst #1205 = QVFLOGICALb
4050
  { 1206, 4,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo172, -1 ,nullptr },  // Inst #1206 = QVFLOGICALs
4051
  { 1207, 4,  1,  4,  27, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo184, -1 ,nullptr },  // Inst #1207 = QVFMADD
4052
  { 1208, 4,  1,  4,  27, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo184, -1 ,nullptr },  // Inst #1208 = QVFMADDS
4053
  { 1209, 4,  1,  4,  27, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo185, -1 ,nullptr },  // Inst #1209 = QVFMADDSs
4054
  { 1210, 2,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1210 = QVFMR
4055
  { 1211, 2,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo181, -1 ,nullptr },  // Inst #1211 = QVFMRb
4056
  { 1212, 2,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo178, -1 ,nullptr },  // Inst #1212 = QVFMRs
4057
  { 1213, 4,  1,  4,  27, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo184, -1 ,nullptr },  // Inst #1213 = QVFMSUB
4058
  { 1214, 4,  1,  4,  27, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo184, -1 ,nullptr },  // Inst #1214 = QVFMSUBS
4059
  { 1215, 4,  1,  4,  27, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo185, -1 ,nullptr },  // Inst #1215 = QVFMSUBSs
4060
  { 1216, 3,  1,  4,  21, 0|(1ULL<<MCID::Commutable), 0x0ULL, ImplicitList2, nullptr, OperandInfo179, -1 ,nullptr },  // Inst #1216 = QVFMUL
4061
  { 1217, 3,  1,  4,  21, 0|(1ULL<<MCID::Commutable), 0x0ULL, ImplicitList2, nullptr, OperandInfo179, -1 ,nullptr },  // Inst #1217 = QVFMULS
4062
  { 1218, 3,  1,  4,  21, 0|(1ULL<<MCID::Commutable), 0x0ULL, ImplicitList2, nullptr, OperandInfo180, -1 ,nullptr },  // Inst #1218 = QVFMULSs
4063
  { 1219, 2,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1219 = QVFNABS
4064
  { 1220, 2,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo178, -1 ,nullptr },  // Inst #1220 = QVFNABSs
4065
  { 1221, 2,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1221 = QVFNEG
4066
  { 1222, 2,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo178, -1 ,nullptr },  // Inst #1222 = QVFNEGs
4067
  { 1223, 4,  1,  4,  27, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo184, -1 ,nullptr },  // Inst #1223 = QVFNMADD
4068
  { 1224, 4,  1,  4,  27, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo184, -1 ,nullptr },  // Inst #1224 = QVFNMADDS
4069
  { 1225, 4,  1,  4,  27, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo185, -1 ,nullptr },  // Inst #1225 = QVFNMADDSs
4070
  { 1226, 4,  1,  4,  27, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo184, -1 ,nullptr },  // Inst #1226 = QVFNMSUB
4071
  { 1227, 4,  1,  4,  27, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo184, -1 ,nullptr },  // Inst #1227 = QVFNMSUBS
4072
  { 1228, 4,  1,  4,  27, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo185, -1 ,nullptr },  // Inst #1228 = QVFNMSUBSs
4073
  { 1229, 4,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo184, -1 ,nullptr },  // Inst #1229 = QVFPERM
4074
  { 1230, 4,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo186, -1 ,nullptr },  // Inst #1230 = QVFPERMs
4075
  { 1231, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1231 = QVFRE
4076
  { 1232, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1232 = QVFRES
4077
  { 1233, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo178, -1 ,nullptr },  // Inst #1233 = QVFRESs
4078
  { 1234, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1234 = QVFRIM
4079
  { 1235, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo178, -1 ,nullptr },  // Inst #1235 = QVFRIMs
4080
  { 1236, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1236 = QVFRIN
4081
  { 1237, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo178, -1 ,nullptr },  // Inst #1237 = QVFRINs
4082
  { 1238, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1238 = QVFRIP
4083
  { 1239, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo178, -1 ,nullptr },  // Inst #1239 = QVFRIPs
4084
  { 1240, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1240 = QVFRIZ
4085
  { 1241, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo178, -1 ,nullptr },  // Inst #1241 = QVFRIZs
4086
  { 1242, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1242 = QVFRSP
4087
  { 1243, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo187, -1 ,nullptr },  // Inst #1243 = QVFRSPs
4088
  { 1244, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1244 = QVFRSQRTE
4089
  { 1245, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo177, -1 ,nullptr },  // Inst #1245 = QVFRSQRTES
4090
  { 1246, 2,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo178, -1 ,nullptr },  // Inst #1246 = QVFRSQRTESs
4091
  { 1247, 4,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo184, -1 ,nullptr },  // Inst #1247 = QVFSEL
4092
  { 1248, 4,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo188, -1 ,nullptr },  // Inst #1248 = QVFSELb
4093
  { 1249, 4,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo189, -1 ,nullptr },  // Inst #1249 = QVFSELbb
4094
  { 1250, 4,  1,  4,  68, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo190, -1 ,nullptr },  // Inst #1250 = QVFSELbs
4095
  { 1251, 3,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo179, -1 ,nullptr },  // Inst #1251 = QVFSUB
4096
  { 1252, 3,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo179, -1 ,nullptr },  // Inst #1252 = QVFSUBS
4097
  { 1253, 3,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo180, -1 ,nullptr },  // Inst #1253 = QVFSUBSs
4098
  { 1254, 3,  1,  4,  20, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo179, -1 ,nullptr },  // Inst #1254 = QVFTSTNAN
4099
  { 1255, 3,  1,  4,  20, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo182, -1 ,nullptr },  // Inst #1255 = QVFTSTNANb
4100
  { 1256, 3,  1,  4,  20, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo183, -1 ,nullptr },  // Inst #1256 = QVFTSTNANbs
4101
  { 1257, 4,  1,  4,  27, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo184, -1 ,nullptr },  // Inst #1257 = QVFXMADD
4102
  { 1258, 4,  1,  4,  27, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo184, -1 ,nullptr },  // Inst #1258 = QVFXMADDS
4103
  { 1259, 3,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo179, -1 ,nullptr },  // Inst #1259 = QVFXMUL
4104
  { 1260, 3,  1,  4,  21, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo179, -1 ,nullptr },  // Inst #1260 = QVFXMULS
4105
  { 1261, 4,  1,  4,  27, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo184, -1 ,nullptr },  // Inst #1261 = QVFXXCPNMADD
4106
  { 1262, 4,  1,  4,  27, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo184, -1 ,nullptr },  // Inst #1262 = QVFXXCPNMADDS
4107
  { 1263, 4,  1,  4,  27, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo184, -1 ,nullptr },  // Inst #1263 = QVFXXMADD
4108
  { 1264, 4,  1,  4,  27, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo184, -1 ,nullptr },  // Inst #1264 = QVFXXMADDS
4109
  { 1265, 4,  1,  4,  27, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo184, -1 ,nullptr },  // Inst #1265 = QVFXXNPMADD
4110
  { 1266, 4,  1,  4,  27, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo184, -1 ,nullptr },  // Inst #1266 = QVFXXNPMADDS
4111
  { 1267, 2,  1,  4,  68, 0|(1ULL<<MCID::Rematerializable)|(1ULL<<MCID::CheapAsAMove), 0x0ULL, ImplicitList2, nullptr, OperandInfo191, -1 ,nullptr },  // Inst #1267 = QVGPCI
4112
  { 1268, 3,  1,  4,  39, 0|(1ULL<<MCID::MayLoad), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1268 = QVLFCDUX
4113
  { 1269, 3,  1,  4,  39, 0|(1ULL<<MCID::MayLoad), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1269 = QVLFCDUXA
4114
  { 1270, 3,  1,  4,  39, 0|(1ULL<<MCID::MayLoad), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1270 = QVLFCDX
4115
  { 1271, 3,  1,  4,  39, 0|(1ULL<<MCID::MayLoad), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1271 = QVLFCDXA
4116
  { 1272, 3,  1,  4,  39, 0|(1ULL<<MCID::MayLoad), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1272 = QVLFCSUX
4117
  { 1273, 3,  1,  4,  39, 0|(1ULL<<MCID::MayLoad), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1273 = QVLFCSUXA
4118
  { 1274, 3,  1,  4,  39, 0|(1ULL<<MCID::MayLoad), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1274 = QVLFCSX
4119
  { 1275, 3,  1,  4,  39, 0|(1ULL<<MCID::MayLoad), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1275 = QVLFCSXA
4120
  { 1276, 3,  1,  4,  39, 0|(1ULL<<MCID::MayLoad), 0x0ULL, ImplicitList2, nullptr, OperandInfo193, -1 ,nullptr },  // Inst #1276 = QVLFCSXs
4121
  { 1277, 4,  2,  4,  40, 0|(1ULL<<MCID::MayLoad), 0x0ULL, ImplicitList2, nullptr, OperandInfo194, -1 ,nullptr },  // Inst #1277 = QVLFDUX
4122
  { 1278, 3,  1,  4,  39, 0|(1ULL<<MCID::MayLoad), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1278 = QVLFDUXA
4123
  { 1279, 3,  1,  4,  39, 0|(1ULL<<MCID::MayLoad), 0x80ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1279 = QVLFDX
4124
  { 1280, 3,  1,  4,  39, 0|(1ULL<<MCID::MayLoad), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1280 = QVLFDXA
4125
  { 1281, 3,  1,  4,  39, 0|(1ULL<<MCID::MayLoad), 0x80ULL, ImplicitList2, nullptr, OperandInfo195, -1 ,nullptr },  // Inst #1281 = QVLFDXb
4126
  { 1282, 3,  1,  4,  39, 0|(1ULL<<MCID::MayLoad), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1282 = QVLFIWAX
4127
  { 1283, 3,  1,  4,  39, 0|(1ULL<<MCID::MayLoad), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1283 = QVLFIWAXA
4128
  { 1284, 3,  1,  4,  39, 0|(1ULL<<MCID::MayLoad), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1284 = QVLFIWZX
4129
  { 1285, 3,  1,  4,  39, 0|(1ULL<<MCID::MayLoad), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1285 = QVLFIWZXA
4130
  { 1286, 4,  2,  4,  40, 0|(1ULL<<MCID::MayLoad), 0x0ULL, ImplicitList2, nullptr, OperandInfo196, -1 ,nullptr },  // Inst #1286 = QVLFSUX
4131
  { 1287, 3,  1,  4,  39, 0|(1ULL<<MCID::MayLoad), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1287 = QVLFSUXA
4132
  { 1288, 3,  1,  4,  39, 0|(1ULL<<MCID::MayLoad), 0x80ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1288 = QVLFSX
4133
  { 1289, 3,  1,  4,  39, 0|(1ULL<<MCID::MayLoad), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1289 = QVLFSXA
4134
  { 1290, 3,  1,  4,  39, 0|(1ULL<<MCID::MayLoad), 0x0ULL, ImplicitList2, nullptr, OperandInfo195, -1 ,nullptr },  // Inst #1290 = QVLFSXb
4135
  { 1291, 3,  1,  4,  39, 0|(1ULL<<MCID::MayLoad), 0x80ULL, ImplicitList2, nullptr, OperandInfo193, -1 ,nullptr },  // Inst #1291 = QVLFSXs
4136
  { 1292, 3,  1,  4,  39, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1292 = QVLPCLDX
4137
  { 1293, 3,  1,  4,  39, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1293 = QVLPCLSX
4138
  { 1294, 2,  1,  4,  39, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo197, -1 ,nullptr },  // Inst #1294 = QVLPCLSXint
4139
  { 1295, 3,  1,  4,  39, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1295 = QVLPCRDX
4140
  { 1296, 3,  1,  4,  39, 0, 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1296 = QVLPCRSX
4141
  { 1297, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1297 = QVSTFCDUX
4142
  { 1298, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1298 = QVSTFCDUXA
4143
  { 1299, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1299 = QVSTFCDUXI
4144
  { 1300, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1300 = QVSTFCDUXIA
4145
  { 1301, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1301 = QVSTFCDX
4146
  { 1302, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1302 = QVSTFCDXA
4147
  { 1303, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1303 = QVSTFCDXI
4148
  { 1304, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1304 = QVSTFCDXIA
4149
  { 1305, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1305 = QVSTFCSUX
4150
  { 1306, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1306 = QVSTFCSUXA
4151
  { 1307, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1307 = QVSTFCSUXI
4152
  { 1308, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1308 = QVSTFCSUXIA
4153
  { 1309, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1309 = QVSTFCSX
4154
  { 1310, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1310 = QVSTFCSXA
4155
  { 1311, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1311 = QVSTFCSXI
4156
  { 1312, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1312 = QVSTFCSXIA
4157
  { 1313, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo193, -1 ,nullptr },  // Inst #1313 = QVSTFCSXs
4158
  { 1314, 4,  1,  4,  70, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo198, -1 ,nullptr },  // Inst #1314 = QVSTFDUX
4159
  { 1315, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1315 = QVSTFDUXA
4160
  { 1316, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1316 = QVSTFDUXI
4161
  { 1317, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1317 = QVSTFDUXIA
4162
  { 1318, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x80ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1318 = QVSTFDX
4163
  { 1319, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1319 = QVSTFDXA
4164
  { 1320, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1320 = QVSTFDXI
4165
  { 1321, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1321 = QVSTFDXIA
4166
  { 1322, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x80ULL, ImplicitList2, nullptr, OperandInfo195, -1 ,nullptr },  // Inst #1322 = QVSTFDXb
4167
  { 1323, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1323 = QVSTFIWX
4168
  { 1324, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1324 = QVSTFIWXA
4169
  { 1325, 4,  1,  4,  70, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo199, -1 ,nullptr },  // Inst #1325 = QVSTFSUX
4170
  { 1326, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1326 = QVSTFSUXA
4171
  { 1327, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1327 = QVSTFSUXI
4172
  { 1328, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1328 = QVSTFSUXIA
4173
  { 1329, 4,  1,  4,  70, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo198, -1 ,nullptr },  // Inst #1329 = QVSTFSUXs
4174
  { 1330, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x80ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1330 = QVSTFSX
4175
  { 1331, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1331 = QVSTFSXA
4176
  { 1332, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1332 = QVSTFSXI
4177
  { 1333, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x0ULL, ImplicitList2, nullptr, OperandInfo192, -1 ,nullptr },  // Inst #1333 = QVSTFSXIA
4178
  { 1334, 3,  0,  4,  69, 0|(1ULL<<MCID::MayStore), 0x80ULL, ImplicitList2, nullptr, OperandInfo193, -1 ,nullptr },  // Inst #1334 = QVSTFSXs
4179
  { 1335, 3,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo200, -1 ,nullptr },  // Inst #1335 = RESTORE_CR
4180
  { 1336, 3,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo201, -1 ,nullptr },  // Inst #1336 = RESTORE_CRBIT
4181
  { 1337, 3,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo202, -1 ,nullptr },  // Inst #1337 = RESTORE_VRSAVE
4182
  { 1338, 0,  0,  4,  297,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #1338 = RFCI
4183
  { 1339, 0,  0,  4,  297,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #1339 = RFDI
4184
  { 1340, 1,  0,  4,  121,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #1340 = RFEBB
4185
  { 1341, 0,  0,  4,  298,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #1341 = RFI
4186
  { 1342, 0,  0,  4,  299,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #1342 = RFID
4187
  { 1343, 0,  0,  4,  297,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #1343 = RFMCI
4188
  { 1344, 4,  1,  4,  124,  0, 0x8ULL, nullptr, nullptr, OperandInfo203, -1 ,nullptr },  // Inst #1344 = RLDCL
4189
  { 1345, 4,  1,  4,  250,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo203, -1 ,nullptr },  // Inst #1345 = RLDCLo
4190
  { 1346, 4,  1,  4,  124,  0, 0x8ULL, nullptr, nullptr, OperandInfo203, -1 ,nullptr },  // Inst #1346 = RLDCR
4191
  { 1347, 4,  1,  4,  250,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo203, -1 ,nullptr },  // Inst #1347 = RLDCRo
4192
  { 1348, 4,  1,  4,  112,  0, 0x8ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #1348 = RLDIC
4193
  { 1349, 4,  1,  4,  126,  0, 0x8ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #1349 = RLDICL
4194
  { 1350, 4,  1,  4,  126,  0, 0x8ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #1350 = RLDICL_32
4195
  { 1351, 4,  1,  4,  126,  0, 0x8ULL, nullptr, nullptr, OperandInfo204, -1 ,nullptr },  // Inst #1351 = RLDICL_32_64
4196
  { 1352, 4,  1,  4,  251,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo33, -1 ,nullptr },  // Inst #1352 = RLDICL_32o
4197
  { 1353, 4,  1,  4,  251,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo32, -1 ,nullptr },  // Inst #1353 = RLDICLo
4198
  { 1354, 4,  1,  4,  126,  0, 0x8ULL, nullptr, nullptr, OperandInfo32, -1 ,nullptr },  // Inst #1354 = RLDICR
4199
  { 1355, 4,  1,  4,  126,  0, 0x8ULL, nullptr, nullptr, OperandInfo33, -1 ,nullptr },  // Inst #1355 = RLDICR_32
4200
  { 1356, 4,  1,  4,  251,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo32, -1 ,nullptr },  // Inst #1356 = RLDICRo
4201
  { 1357, 4,  1,  4,  257,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo32, -1 ,nullptr },  // Inst #1357 = RLDICo
4202
  { 1358, 5,  1,  4,  126,  0, 0x8ULL, nullptr, nullptr, OperandInfo205, -1 ,nullptr },  // Inst #1358 = RLDIMI
4203
  { 1359, 5,  1,  4,  251,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo205, -1 ,nullptr },  // Inst #1359 = RLDIMIo
4204
  { 1360, 6,  1,  4,  125,  0|(1ULL<<MCID::Commutable), 0xcULL, nullptr, nullptr, OperandInfo206, -1 ,nullptr },  // Inst #1360 = RLWIMI
4205
  { 1361, 6,  1,  4,  125,  0, 0xcULL, nullptr, nullptr, OperandInfo207, -1 ,nullptr },  // Inst #1361 = RLWIMI8
4206
  { 1362, 6,  1,  4,  252,  0, 0xcULL, nullptr, ImplicitList3, OperandInfo207, -1 ,nullptr },  // Inst #1362 = RLWIMI8o
4207
  { 1363, 6,  1,  4,  252,  0|(1ULL<<MCID::Commutable), 0xcULL, nullptr, ImplicitList3, OperandInfo206, -1 ,nullptr },  // Inst #1363 = RLWIMIo
4208
  { 1364, 5,  1,  4,  130,  0, 0x8ULL, nullptr, nullptr, OperandInfo208, -1 ,nullptr },  // Inst #1364 = RLWINM
4209
  { 1365, 5,  1,  4,  130,  0, 0x8ULL, nullptr, nullptr, OperandInfo209, -1 ,nullptr },  // Inst #1365 = RLWINM8
4210
  { 1366, 5,  1,  4,  253,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo209, -1 ,nullptr },  // Inst #1366 = RLWINM8o
4211
  { 1367, 5,  1,  4,  253,  0, 0xcULL, nullptr, ImplicitList3, OperandInfo208, -1 ,nullptr },  // Inst #1367 = RLWINMo
4212
  { 1368, 5,  1,  4,  130,  0, 0x8ULL, nullptr, nullptr, OperandInfo210, -1 ,nullptr },  // Inst #1368 = RLWNM
4213
  { 1369, 5,  1,  4,  130,  0, 0x8ULL, nullptr, nullptr, OperandInfo211, -1 ,nullptr },  // Inst #1369 = RLWNM8
4214
  { 1370, 5,  1,  4,  253,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo211, -1 ,nullptr },  // Inst #1370 = RLWNM8o
4215
  { 1371, 5,  1,  4,  253,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo210, -1 ,nullptr },  // Inst #1371 = RLWNMo
4216
  { 1372, 2,  2,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #1372 = ReadTB
4217
  { 1373, 1,  0,  4,  297,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #1373 = SC
4218
  { 1374, 5,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo212, -1 ,nullptr },  // Inst #1374 = SELECT_CC_F16
4219
  { 1375, 5,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo213, -1 ,nullptr },  // Inst #1375 = SELECT_CC_F4
4220
  { 1376, 5,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo214, -1 ,nullptr },  // Inst #1376 = SELECT_CC_F8
4221
  { 1377, 5,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo215, -1 ,nullptr },  // Inst #1377 = SELECT_CC_I4
4222
  { 1378, 5,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo216, -1 ,nullptr },  // Inst #1378 = SELECT_CC_I8
4223
  { 1379, 5,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList2, nullptr, OperandInfo217, -1 ,nullptr },  // Inst #1379 = SELECT_CC_QBRC
4224
  { 1380, 5,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList2, nullptr, OperandInfo218, -1 ,nullptr },  // Inst #1380 = SELECT_CC_QFRC
4225
  { 1381, 5,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList2, nullptr, OperandInfo219, -1 ,nullptr },  // Inst #1381 = SELECT_CC_QSRC
4226
  { 1382, 5,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo220, -1 ,nullptr },  // Inst #1382 = SELECT_CC_SPE
4227
  { 1383, 5,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo221, -1 ,nullptr },  // Inst #1383 = SELECT_CC_SPE4
4228
  { 1384, 5,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo212, -1 ,nullptr },  // Inst #1384 = SELECT_CC_VRRC
4229
  { 1385, 5,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo214, -1 ,nullptr },  // Inst #1385 = SELECT_CC_VSFRC
4230
  { 1386, 5,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo222, -1 ,nullptr },  // Inst #1386 = SELECT_CC_VSRC
4231
  { 1387, 5,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x2ULL, nullptr, nullptr, OperandInfo213, -1 ,nullptr },  // Inst #1387 = SELECT_CC_VSSRC
4232
  { 1388, 4,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter), 0x2ULL, nullptr, nullptr, OperandInfo223, -1 ,nullptr },  // Inst #1388 = SELECT_F16
4233
  { 1389, 4,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter), 0x2ULL, nullptr, nullptr, OperandInfo224, -1 ,nullptr },  // Inst #1389 = SELECT_F4
4234
  { 1390, 4,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter), 0x2ULL, nullptr, nullptr, OperandInfo225, -1 ,nullptr },  // Inst #1390 = SELECT_F8
4235
  { 1391, 4,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter), 0x2ULL, nullptr, nullptr, OperandInfo226, -1 ,nullptr },  // Inst #1391 = SELECT_I4
4236
  { 1392, 4,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter), 0x2ULL, nullptr, nullptr, OperandInfo227, -1 ,nullptr },  // Inst #1392 = SELECT_I8
4237
  { 1393, 4,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList2, nullptr, OperandInfo228, -1 ,nullptr },  // Inst #1393 = SELECT_QBRC
4238
  { 1394, 4,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList2, nullptr, OperandInfo229, -1 ,nullptr },  // Inst #1394 = SELECT_QFRC
4239
  { 1395, 4,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList2, nullptr, OperandInfo230, -1 ,nullptr },  // Inst #1395 = SELECT_QSRC
4240
  { 1396, 4,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo231, -1 ,nullptr },  // Inst #1396 = SELECT_SPE
4241
  { 1397, 4,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter), 0x0ULL, nullptr, nullptr, OperandInfo232, -1 ,nullptr },  // Inst #1397 = SELECT_SPE4
4242
  { 1398, 4,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter), 0x2ULL, nullptr, nullptr, OperandInfo223, -1 ,nullptr },  // Inst #1398 = SELECT_VRRC
4243
  { 1399, 4,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter), 0x2ULL, nullptr, nullptr, OperandInfo225, -1 ,nullptr },  // Inst #1399 = SELECT_VSFRC
4244
  { 1400, 4,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter), 0x2ULL, nullptr, nullptr, OperandInfo233, -1 ,nullptr },  // Inst #1400 = SELECT_VSRC
4245
  { 1401, 4,  1,  4,  0,  0|(1ULL<<MCID::UsesCustomInserter), 0x2ULL, nullptr, nullptr, OperandInfo224, -1 ,nullptr },  // Inst #1401 = SELECT_VSSRC
4246
  { 1402, 2,  1,  4,  110,  0, 0x8ULL, nullptr, nullptr, OperandInfo234, -1 ,nullptr },  // Inst #1402 = SETB
4247
  { 1403, 0,  0,  4,  190,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #1403 = SLBIA
4248
  { 1404, 1,  0,  4,  191,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo149, -1 ,nullptr },  // Inst #1404 = SLBIE
4249
  { 1405, 2,  0,  4,  220,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #1405 = SLBIEG
4250
  { 1406, 2,  1,  4,  192,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #1406 = SLBMFEE
4251
  { 1407, 2,  1,  4,  193,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #1407 = SLBMFEV
4252
  { 1408, 2,  0,  4,  194,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #1408 = SLBMTE
4253
  { 1409, 0,  0,  4,  312,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #1409 = SLBSYNC
4254
  { 1410, 3,  1,  4,  111,  0, 0x8ULL, nullptr, nullptr, OperandInfo235, -1 ,nullptr },  // Inst #1410 = SLD
4255
  { 1411, 3,  1,  4,  258,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo235, -1 ,nullptr },  // Inst #1411 = SLDo
4256
  { 1412, 3,  1,  4,  130,  0, 0x8ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #1412 = SLW
4257
  { 1413, 3,  1,  4,  130,  0, 0x8ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #1413 = SLW8
4258
  { 1414, 3,  1,  4,  253,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo49, -1 ,nullptr },  // Inst #1414 = SLW8o
4259
  { 1415, 3,  1,  4,  253,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo48, -1 ,nullptr },  // Inst #1415 = SLWo
4260
  { 1416, 3,  1,  4,  13, 0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo236, -1 ,nullptr },  // Inst #1416 = SPELWZ
4261
  { 1417, 3,  1,  4,  13, 0|(1ULL<<MCID::MayLoad), 0x0ULL, nullptr, nullptr, OperandInfo237, -1 ,nullptr },  // Inst #1417 = SPELWZX
4262
  { 1418, 3,  0,  4,  24, 0|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo236, -1 ,nullptr },  // Inst #1418 = SPESTW
4263
  { 1419, 3,  0,  4,  24, 0|(1ULL<<MCID::MayStore), 0x0ULL, nullptr, nullptr, OperandInfo237, -1 ,nullptr },  // Inst #1419 = SPESTWX
4264
  { 1420, 3,  0,  4,  0,  0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo200, -1 ,nullptr },  // Inst #1420 = SPILL_CR
4265
  { 1421, 3,  0,  4,  0,  0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo201, -1 ,nullptr },  // Inst #1421 = SPILL_CRBIT
4266
  { 1422, 3,  0,  4,  0,  0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo202, -1 ,nullptr },  // Inst #1422 = SPILL_VRSAVE
4267
  { 1423, 3,  1,  4,  111,  0, 0x8ULL, nullptr, ImplicitList4, OperandInfo235, -1 ,nullptr },  // Inst #1423 = SRAD
4268
  { 1424, 3,  1,  4,  112,  0, 0x8ULL, nullptr, ImplicitList4, OperandInfo34, -1 ,nullptr },  // Inst #1424 = SRADI
4269
  { 1425, 3,  1,  4,  112,  0, 0x8ULL, nullptr, ImplicitList4, OperandInfo35, -1 ,nullptr },  // Inst #1425 = SRADI_32
4270
  { 1426, 3,  1,  4,  257,  0, 0x8ULL, nullptr, ImplicitList5, OperandInfo34, -1 ,nullptr },  // Inst #1426 = SRADIo
4271
  { 1427, 3,  1,  4,  258,  0, 0x8ULL, nullptr, ImplicitList5, OperandInfo235, -1 ,nullptr },  // Inst #1427 = SRADo
4272
  { 1428, 3,  1,  4,  132,  0, 0x8ULL, nullptr, ImplicitList4, OperandInfo48, -1 ,nullptr },  // Inst #1428 = SRAW
4273
  { 1429, 3,  1,  4,  132,  0, 0x8ULL, nullptr, ImplicitList4, OperandInfo35, -1 ,nullptr },  // Inst #1429 = SRAWI
4274
  { 1430, 3,  1,  4,  254,  0, 0x8ULL, nullptr, ImplicitList5, OperandInfo35, -1 ,nullptr },  // Inst #1430 = SRAWIo
4275
  { 1431, 3,  1,  4,  254,  0, 0x8ULL, nullptr, ImplicitList5, OperandInfo48, -1 ,nullptr },  // Inst #1431 = SRAWo
4276
  { 1432, 3,  1,  4,  111,  0, 0x8ULL, nullptr, nullptr, OperandInfo235, -1 ,nullptr },  // Inst #1432 = SRD
4277
  { 1433, 3,  1,  4,  258,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo235, -1 ,nullptr },  // Inst #1433 = SRDo
4278
  { 1434, 3,  1,  4,  130,  0, 0x8ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #1434 = SRW
4279
  { 1435, 3,  1,  4,  130,  0, 0x8ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #1435 = SRW8
4280
  { 1436, 3,  1,  4,  253,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo49, -1 ,nullptr },  // Inst #1436 = SRW8o
4281
  { 1437, 3,  1,  4,  253,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo48, -1 ,nullptr },  // Inst #1437 = SRWo
4282
  { 1438, 3,  0,  4,  216,  0|(1ULL<<MCID::MayStore), 0x10ULL, nullptr, nullptr, OperandInfo41, -1 ,nullptr },  // Inst #1438 = STB
4283
  { 1439, 3,  0,  4,  216,  0|(1ULL<<MCID::MayStore), 0x10ULL, nullptr, nullptr, OperandInfo119, -1 ,nullptr },  // Inst #1439 = STB8
4284
  { 1440, 3,  0,  4,  219,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x80ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #1440 = STBCIX
4285
  { 1441, 3,  0,  4,  199,  0|(1ULL<<MCID::MayStore), 0x80ULL, nullptr, ImplicitList3, OperandInfo118, -1 ,nullptr },  // Inst #1441 = STBCX
4286
  { 1442, 3,  0,  4,  301,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #1442 = STBEPX
4287
  { 1443, 4,  1,  4,  278,  0|(1ULL<<MCID::MayStore), 0x10ULL, nullptr, nullptr, OperandInfo238, -1 ,nullptr },  // Inst #1443 = STBU
4288
  { 1444, 4,  1,  4,  278,  0|(1ULL<<MCID::MayStore), 0x10ULL, nullptr, nullptr, OperandInfo239, -1 ,nullptr },  // Inst #1444 = STBU8
4289
  { 1445, 4,  1,  4,  278,  0|(1ULL<<MCID::MayStore), 0x94ULL, nullptr, nullptr, OperandInfo240, -1 ,nullptr },  // Inst #1445 = STBUX
4290
  { 1446, 4,  1,  4,  278,  0|(1ULL<<MCID::MayStore), 0x94ULL, nullptr, nullptr, OperandInfo241, -1 ,nullptr },  // Inst #1446 = STBUX8
4291
  { 1447, 3,  0,  4,  216,  0|(1ULL<<MCID::MayStore), 0x94ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #1447 = STBX
4292
  { 1448, 3,  0,  4,  216,  0|(1ULL<<MCID::MayStore), 0x94ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #1448 = STBX8
4293
  { 1449, 3,  0,  4,  216,  0|(1ULL<<MCID::MayStore), 0xcULL, nullptr, nullptr, OperandInfo125, -1 ,nullptr },  // Inst #1449 = STBXTLS
4294
  { 1450, 3,  0,  4,  216,  0|(1ULL<<MCID::MayStore), 0xcULL, nullptr, nullptr, OperandInfo125, -1 ,nullptr },  // Inst #1450 = STBXTLS_
4295
  { 1451, 3,  0,  4,  216,  0|(1ULL<<MCID::MayStore), 0xcULL, nullptr, nullptr, OperandInfo126, -1 ,nullptr },  // Inst #1451 = STBXTLS_32
4296
  { 1452, 3,  0,  4,  218,  0|(1ULL<<MCID::MayStore), 0x10ULL, nullptr, nullptr, OperandInfo119, -1 ,nullptr },  // Inst #1452 = STD
4297
  { 1453, 3,  0,  4,  291,  0|(1ULL<<MCID::MayStore), 0x80ULL, nullptr, nullptr, OperandInfo34, -1 ,nullptr },  // Inst #1453 = STDAT
4298
  { 1454, 3,  0,  4,  216,  0|(1ULL<<MCID::MayStore), 0x94ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #1454 = STDBRX
4299
  { 1455, 3,  0,  4,  219,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x80ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #1455 = STDCIX
4300
  { 1456, 3,  0,  4,  200,  0|(1ULL<<MCID::MayStore), 0x80ULL, nullptr, ImplicitList3, OperandInfo124, -1 ,nullptr },  // Inst #1456 = STDCX
4301
  { 1457, 4,  1,  4,  279,  0|(1ULL<<MCID::MayStore), 0x10ULL, nullptr, nullptr, OperandInfo239, -1 ,nullptr },  // Inst #1457 = STDU
4302
  { 1458, 4,  1,  4,  280,  0|(1ULL<<MCID::MayStore), 0x94ULL, nullptr, nullptr, OperandInfo241, -1 ,nullptr },  // Inst #1458 = STDUX
4303
  { 1459, 3,  0,  4,  218,  0|(1ULL<<MCID::MayStore), 0x94ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #1459 = STDX
4304
  { 1460, 3,  0,  4,  218,  0|(1ULL<<MCID::MayStore), 0xcULL, nullptr, nullptr, OperandInfo125, -1 ,nullptr },  // Inst #1460 = STDXTLS
4305
  { 1461, 3,  0,  4,  218,  0|(1ULL<<MCID::MayStore), 0xcULL, nullptr, nullptr, OperandInfo125, -1 ,nullptr },  // Inst #1461 = STDXTLS_
4306
  { 1462, 3,  0,  4,  215,  0|(1ULL<<MCID::MayStore), 0x10ULL, nullptr, nullptr, OperandInfo130, -1 ,nullptr },  // Inst #1462 = STFD
4307
  { 1463, 3,  0,  4,  303,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x80ULL, nullptr, nullptr, OperandInfo131, -1 ,nullptr },  // Inst #1463 = STFDEPX
4308
  { 1464, 4,  1,  4,  277,  0|(1ULL<<MCID::MayStore), 0x10ULL, nullptr, nullptr, OperandInfo242, -1 ,nullptr },  // Inst #1464 = STFDU
4309
  { 1465, 4,  1,  4,  277,  0|(1ULL<<MCID::MayStore), 0x94ULL, nullptr, nullptr, OperandInfo243, -1 ,nullptr },  // Inst #1465 = STFDUX
4310
  { 1466, 3,  0,  4,  215,  0|(1ULL<<MCID::MayStore), 0x90ULL, nullptr, nullptr, OperandInfo131, -1 ,nullptr },  // Inst #1466 = STFDX
4311
  { 1467, 3,  0,  4,  215,  0|(1ULL<<MCID::MayStore), 0x90ULL, nullptr, nullptr, OperandInfo131, -1 ,nullptr },  // Inst #1467 = STFIWX
4312
  { 1468, 3,  0,  4,  215,  0|(1ULL<<MCID::MayStore), 0x10ULL, nullptr, nullptr, OperandInfo134, -1 ,nullptr },  // Inst #1468 = STFS
4313
  { 1469, 4,  1,  4,  277,  0|(1ULL<<MCID::MayStore), 0x10ULL, nullptr, nullptr, OperandInfo244, -1 ,nullptr },  // Inst #1469 = STFSU
4314
  { 1470, 4,  1,  4,  277,  0|(1ULL<<MCID::MayStore), 0x94ULL, nullptr, nullptr, OperandInfo245, -1 ,nullptr },  // Inst #1470 = STFSUX
4315
  { 1471, 3,  0,  4,  215,  0|(1ULL<<MCID::MayStore), 0x90ULL, nullptr, nullptr, OperandInfo137, -1 ,nullptr },  // Inst #1471 = STFSX
4316
  { 1472, 3,  0,  4,  216,  0|(1ULL<<MCID::MayStore), 0x10ULL, nullptr, nullptr, OperandInfo41, -1 ,nullptr },  // Inst #1472 = STH
4317
  { 1473, 3,  0,  4,  216,  0|(1ULL<<MCID::MayStore), 0x10ULL, nullptr, nullptr, OperandInfo119, -1 ,nullptr },  // Inst #1473 = STH8
4318
  { 1474, 3,  0,  4,  216,  0|(1ULL<<MCID::MayStore), 0x94ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #1474 = STHBRX
4319
  { 1475, 3,  0,  4,  219,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x80ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #1475 = STHCIX
4320
  { 1476, 3,  0,  4,  199,  0|(1ULL<<MCID::MayStore), 0x80ULL, nullptr, ImplicitList3, OperandInfo118, -1 ,nullptr },  // Inst #1476 = STHCX
4321
  { 1477, 3,  0,  4,  301,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #1477 = STHEPX
4322
  { 1478, 4,  1,  4,  278,  0|(1ULL<<MCID::MayStore), 0x10ULL, nullptr, nullptr, OperandInfo238, -1 ,nullptr },  // Inst #1478 = STHU
4323
  { 1479, 4,  1,  4,  278,  0|(1ULL<<MCID::MayStore), 0x10ULL, nullptr, nullptr, OperandInfo239, -1 ,nullptr },  // Inst #1479 = STHU8
4324
  { 1480, 4,  1,  4,  278,  0|(1ULL<<MCID::MayStore), 0x94ULL, nullptr, nullptr, OperandInfo240, -1 ,nullptr },  // Inst #1480 = STHUX
4325
  { 1481, 4,  1,  4,  278,  0|(1ULL<<MCID::MayStore), 0x94ULL, nullptr, nullptr, OperandInfo241, -1 ,nullptr },  // Inst #1481 = STHUX8
4326
  { 1482, 3,  0,  4,  216,  0|(1ULL<<MCID::MayStore), 0x94ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #1482 = STHX
4327
  { 1483, 3,  0,  4,  216,  0|(1ULL<<MCID::MayStore), 0x94ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #1483 = STHX8
4328
  { 1484, 3,  0,  4,  216,  0|(1ULL<<MCID::MayStore), 0xcULL, nullptr, nullptr, OperandInfo125, -1 ,nullptr },  // Inst #1484 = STHXTLS
4329
  { 1485, 3,  0,  4,  216,  0|(1ULL<<MCID::MayStore), 0xcULL, nullptr, nullptr, OperandInfo125, -1 ,nullptr },  // Inst #1485 = STHXTLS_
4330
  { 1486, 3,  0,  4,  216,  0|(1ULL<<MCID::MayStore), 0xcULL, nullptr, nullptr, OperandInfo126, -1 ,nullptr },  // Inst #1486 = STHXTLS_32
4331
  { 1487, 3,  0,  4,  221,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo41, -1 ,nullptr },  // Inst #1487 = STMW
4332
  { 1488, 0,  0,  4,  313,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #1488 = STOP
4333
  { 1489, 3,  0,  4,  219,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x80ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #1489 = STSWI
4334
  { 1490, 3,  0,  4,  223,  0|(1ULL<<MCID::MayStore), 0x90ULL, nullptr, nullptr, OperandInfo139, -1 ,nullptr },  // Inst #1490 = STVEBX
4335
  { 1491, 3,  0,  4,  223,  0|(1ULL<<MCID::MayStore), 0x90ULL, nullptr, nullptr, OperandInfo139, -1 ,nullptr },  // Inst #1491 = STVEHX
4336
  { 1492, 3,  0,  4,  223,  0|(1ULL<<MCID::MayStore), 0x90ULL, nullptr, nullptr, OperandInfo139, -1 ,nullptr },  // Inst #1492 = STVEWX
4337
  { 1493, 3,  0,  4,  223,  0|(1ULL<<MCID::MayStore), 0x90ULL, nullptr, nullptr, OperandInfo139, -1 ,nullptr },  // Inst #1493 = STVX
4338
  { 1494, 3,  0,  4,  223,  0|(1ULL<<MCID::MayStore), 0x90ULL, nullptr, nullptr, OperandInfo139, -1 ,nullptr },  // Inst #1494 = STVXL
4339
  { 1495, 3,  0,  4,  216,  0|(1ULL<<MCID::MayStore), 0x10ULL, nullptr, nullptr, OperandInfo41, -1 ,nullptr },  // Inst #1495 = STW
4340
  { 1496, 3,  0,  4,  216,  0|(1ULL<<MCID::MayStore), 0x10ULL, nullptr, nullptr, OperandInfo119, -1 ,nullptr },  // Inst #1496 = STW8
4341
  { 1497, 3,  0,  4,  291,  0|(1ULL<<MCID::MayStore), 0x80ULL, nullptr, nullptr, OperandInfo35, -1 ,nullptr },  // Inst #1497 = STWAT
4342
  { 1498, 3,  0,  4,  216,  0|(1ULL<<MCID::MayStore), 0x94ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #1498 = STWBRX
4343
  { 1499, 3,  0,  4,  219,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x80ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #1499 = STWCIX
4344
  { 1500, 3,  0,  4,  199,  0|(1ULL<<MCID::MayStore), 0x80ULL, nullptr, ImplicitList3, OperandInfo118, -1 ,nullptr },  // Inst #1500 = STWCX
4345
  { 1501, 3,  0,  4,  301,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #1501 = STWEPX
4346
  { 1502, 4,  1,  4,  278,  0|(1ULL<<MCID::MayStore), 0x10ULL, nullptr, nullptr, OperandInfo238, -1 ,nullptr },  // Inst #1502 = STWU
4347
  { 1503, 4,  1,  4,  278,  0|(1ULL<<MCID::MayStore), 0x10ULL, nullptr, nullptr, OperandInfo239, -1 ,nullptr },  // Inst #1503 = STWU8
4348
  { 1504, 4,  1,  4,  278,  0|(1ULL<<MCID::MayStore), 0x94ULL, nullptr, nullptr, OperandInfo240, -1 ,nullptr },  // Inst #1504 = STWUX
4349
  { 1505, 4,  1,  4,  278,  0|(1ULL<<MCID::MayStore), 0x94ULL, nullptr, nullptr, OperandInfo241, -1 ,nullptr },  // Inst #1505 = STWUX8
4350
  { 1506, 3,  0,  4,  216,  0|(1ULL<<MCID::MayStore), 0x94ULL, nullptr, nullptr, OperandInfo118, -1 ,nullptr },  // Inst #1506 = STWX
4351
  { 1507, 3,  0,  4,  216,  0|(1ULL<<MCID::MayStore), 0x94ULL, nullptr, nullptr, OperandInfo124, -1 ,nullptr },  // Inst #1507 = STWX8
4352
  { 1508, 3,  0,  4,  216,  0|(1ULL<<MCID::MayStore), 0xcULL, nullptr, nullptr, OperandInfo125, -1 ,nullptr },  // Inst #1508 = STWXTLS
4353
  { 1509, 3,  0,  4,  216,  0|(1ULL<<MCID::MayStore), 0xcULL, nullptr, nullptr, OperandInfo125, -1 ,nullptr },  // Inst #1509 = STWXTLS_
4354
  { 1510, 3,  0,  4,  216,  0|(1ULL<<MCID::MayStore), 0xcULL, nullptr, nullptr, OperandInfo126, -1 ,nullptr },  // Inst #1510 = STWXTLS_32
4355
  { 1511, 3,  0,  4,  215,  0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo141, -1 ,nullptr },  // Inst #1511 = STXSD
4356
  { 1512, 3,  0,  4,  215,  0|(1ULL<<MCID::MayStore), 0xc0ULL, ImplicitList2, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #1512 = STXSDX
4357
  { 1513, 3,  0,  4,  215,  0|(1ULL<<MCID::MayStore), 0xc0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #1513 = STXSIBX
4358
  { 1514, 3,  0,  4,  215,  0|(1ULL<<MCID::MayStore), 0xc0ULL, nullptr, nullptr, OperandInfo139, -1 ,nullptr },  // Inst #1514 = STXSIBXv
4359
  { 1515, 3,  0,  4,  215,  0|(1ULL<<MCID::MayStore), 0xc0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #1515 = STXSIHX
4360
  { 1516, 3,  0,  4,  215,  0|(1ULL<<MCID::MayStore), 0xc0ULL, nullptr, nullptr, OperandInfo139, -1 ,nullptr },  // Inst #1516 = STXSIHXv
4361
  { 1517, 3,  0,  4,  215,  0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0xc0ULL, nullptr, nullptr, OperandInfo42, -1 ,nullptr },  // Inst #1517 = STXSIWX
4362
  { 1518, 3,  0,  4,  215,  0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo141, -1 ,nullptr },  // Inst #1518 = STXSSP
4363
  { 1519, 3,  0,  4,  215,  0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0xc0ULL, nullptr, nullptr, OperandInfo47, -1 ,nullptr },  // Inst #1519 = STXSSPX
4364
  { 1520, 3,  0,  4,  224,  0|(1ULL<<MCID::MayStore), 0x40ULL, nullptr, nullptr, OperandInfo142, -1 ,nullptr },  // Inst #1520 = STXV
4365
  { 1521, 3,  0,  4,  224,  0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0xc0ULL, nullptr, nullptr, OperandInfo143, -1 ,nullptr },  // Inst #1521 = STXVB16X
4366
  { 1522, 3,  0,  4,  224,  0|(1ULL<<MCID::MayStore), 0xc0ULL, ImplicitList2, nullptr, OperandInfo143, -1 ,nullptr },  // Inst #1522 = STXVD2X
4367
  { 1523, 3,  0,  4,  224,  0|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0xc0ULL, nullptr, nullptr, OperandInfo143, -1 ,nullptr },  // Inst #1523 = STXVH8X
4368
  { 1524, 3,  0,  4,  225,  0|(1ULL<<MCID::MayStore), 0xc0ULL, nullptr, nullptr, OperandInfo144, -1 ,nullptr },  // Inst #1524 = STXVL
4369
  { 1525, 3,  0,  4,  225,  0|(1ULL<<MCID::MayStore), 0xc0ULL, nullptr, nullptr, OperandInfo144, -1 ,nullptr },  // Inst #1525 = STXVLL
4370
  { 1526, 3,  0,  4,  224,  0|(1ULL<<MCID::MayStore), 0xc0ULL, ImplicitList2, nullptr, OperandInfo143, -1 ,nullptr },  // Inst #1526 = STXVW4X
4371
  { 1527, 3,  0,  4,  224,  0|(1ULL<<MCID::MayStore), 0xc0ULL, nullptr, nullptr, OperandInfo143, -1 ,nullptr },  // Inst #1527 = STXVX
4372
  { 1528, 3,  1,  4,  115,  0, 0x8ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #1528 = SUBF
4373
  { 1529, 3,  1,  4,  115,  0, 0x8ULL, nullptr, nullptr, OperandInfo49, -1 ,nullptr },  // Inst #1529 = SUBF8
4374
  { 1530, 3,  1,  4,  115,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo49, -1 ,nullptr },  // Inst #1530 = SUBF8o
4375
  { 1531, 3,  1,  4,  115,  0, 0xcULL, nullptr, ImplicitList4, OperandInfo48, -1 ,nullptr },  // Inst #1531 = SUBFC
4376
  { 1532, 3,  1,  4,  115,  0, 0xcULL, nullptr, ImplicitList4, OperandInfo49, -1 ,nullptr },  // Inst #1532 = SUBFC8
4377
  { 1533, 3,  1,  4,  245,  0, 0xcULL, nullptr, ImplicitList5, OperandInfo49, -1 ,nullptr },  // Inst #1533 = SUBFC8o
4378
  { 1534, 3,  1,  4,  245,  0, 0xcULL, nullptr, ImplicitList5, OperandInfo48, -1 ,nullptr },  // Inst #1534 = SUBFCo
4379
  { 1535, 3,  1,  4,  115,  0, 0x8ULL, ImplicitList4, ImplicitList4, OperandInfo48, -1 ,nullptr },  // Inst #1535 = SUBFE
4380
  { 1536, 3,  1,  4,  115,  0, 0x8ULL, ImplicitList4, ImplicitList4, OperandInfo49, -1 ,nullptr },  // Inst #1536 = SUBFE8
4381
  { 1537, 3,  1,  4,  115,  0, 0x8ULL, ImplicitList4, ImplicitList5, OperandInfo49, -1 ,nullptr },  // Inst #1537 = SUBFE8o
4382
  { 1538, 3,  1,  4,  115,  0, 0x8ULL, ImplicitList4, ImplicitList5, OperandInfo48, -1 ,nullptr },  // Inst #1538 = SUBFEo
4383
  { 1539, 3,  1,  4,  115,  0, 0x8ULL, nullptr, ImplicitList4, OperandInfo35, -1 ,nullptr },  // Inst #1539 = SUBFIC
4384
  { 1540, 3,  1,  4,  115,  0, 0x8ULL, nullptr, ImplicitList4, OperandInfo34, -1 ,nullptr },  // Inst #1540 = SUBFIC8
4385
  { 1541, 2,  1,  4,  115,  0, 0x8ULL, ImplicitList4, ImplicitList4, OperandInfo36, -1 ,nullptr },  // Inst #1541 = SUBFME
4386
  { 1542, 2,  1,  4,  115,  0, 0x8ULL, ImplicitList4, ImplicitList4, OperandInfo54, -1 ,nullptr },  // Inst #1542 = SUBFME8
4387
  { 1543, 2,  1,  4,  115,  0, 0x8ULL, ImplicitList4, ImplicitList5, OperandInfo54, -1 ,nullptr },  // Inst #1543 = SUBFME8o
4388
  { 1544, 2,  1,  4,  115,  0, 0x8ULL, ImplicitList4, ImplicitList5, OperandInfo36, -1 ,nullptr },  // Inst #1544 = SUBFMEo
4389
  { 1545, 2,  1,  4,  115,  0, 0x8ULL, ImplicitList4, ImplicitList4, OperandInfo36, -1 ,nullptr },  // Inst #1545 = SUBFZE
4390
  { 1546, 2,  1,  4,  115,  0, 0x8ULL, ImplicitList4, ImplicitList4, OperandInfo54, -1 ,nullptr },  // Inst #1546 = SUBFZE8
4391
  { 1547, 2,  1,  4,  115,  0, 0x8ULL, ImplicitList4, ImplicitList5, OperandInfo54, -1 ,nullptr },  // Inst #1547 = SUBFZE8o
4392
  { 1548, 2,  1,  4,  115,  0, 0x8ULL, ImplicitList4, ImplicitList5, OperandInfo36, -1 ,nullptr },  // Inst #1548 = SUBFZEo
4393
  { 1549, 3,  1,  4,  115,  0, 0x8ULL, nullptr, ImplicitList3, OperandInfo48, -1 ,nullptr },  // Inst #1549 = SUBFo
4394
  { 1550, 1,  0,  4,  187,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo3, -1 ,nullptr },  // Inst #1550 = SYNC
4395
  { 1551, 2,  1,  4,  135,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo246, -1 ,nullptr },  // Inst #1551 = TABORT
4396
  { 1552, 4,  1,  4,  100,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo247, -1 ,nullptr },  // Inst #1552 = TABORTDC
4397
  { 1553, 4,  1,  4,  100,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo248, -1 ,nullptr },  // Inst #1553 = TABORTDCI
4398
  { 1554, 4,  1,  4,  100,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo247, -1 ,nullptr },  // Inst #1554 = TABORTWC
4399
  { 1555, 4,  1,  4,  100,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo248, -1 ,nullptr },  // Inst #1555 = TABORTWCI
4400
  { 1556, 1,  0,  4,  288,  0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList2, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #1556 = TAILB
4401
  { 1557, 1,  0,  4,  288,  0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList2, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #1557 = TAILB8
4402
  { 1558, 1,  0,  4,  288,  0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList2, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #1558 = TAILBA
4403
  { 1559, 1,  0,  4,  288,  0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList2, nullptr, OperandInfo2, -1 ,nullptr },  // Inst #1559 = TAILBA8
4404
  { 1560, 0,  0,  4,  288,  0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList11, nullptr, nullptr, -1 ,nullptr },  // Inst #1560 = TAILBCTR
4405
  { 1561, 0,  0,  4,  288,  0|(1ULL<<MCID::Return)|(1ULL<<MCID::Branch)|(1ULL<<MCID::IndirectBranch)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x38ULL, ImplicitList13, nullptr, nullptr, -1 ,nullptr },  // Inst #1561 = TAILBCTR8
4406
  { 1562, 2,  1,  4,  122,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo249, -1 ,nullptr },  // Inst #1562 = TBEGIN
4407
  { 1563, 1,  0,  4,  205,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo147, -1 ,nullptr },  // Inst #1563 = TCHECK
4408
  { 1564, 1,  1,  4,  0,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo147, -1 ,nullptr },  // Inst #1564 = TCHECK_RET
4409
  { 1565, 2,  0,  4,  0,  0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator), 0x0ULL, ImplicitList2, nullptr, OperandInfo250, -1 ,nullptr },  // Inst #1565 = TCRETURNai
4410
  { 1566, 2,  0,  4,  0,  0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator), 0x0ULL, ImplicitList2, nullptr, OperandInfo250, -1 ,nullptr },  // Inst #1566 = TCRETURNai8
4411
  { 1567, 2,  0,  4,  0,  0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator), 0x0ULL, ImplicitList2, nullptr, OperandInfo250, -1 ,nullptr },  // Inst #1567 = TCRETURNdi
4412
  { 1568, 2,  0,  4,  0,  0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator), 0x0ULL, ImplicitList2, nullptr, OperandInfo250, -1 ,nullptr },  // Inst #1568 = TCRETURNdi8
4413
  { 1569, 2,  0,  4,  0,  0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator), 0x0ULL, ImplicitList2, nullptr, OperandInfo251, -1 ,nullptr },  // Inst #1569 = TCRETURNri
4414
  { 1570, 2,  0,  4,  0,  0|(1ULL<<MCID::Return)|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Call)|(1ULL<<MCID::Terminator), 0x0ULL, ImplicitList2, nullptr, OperandInfo252, -1 ,nullptr },  // Inst #1570 = TCRETURNri8
4415
  { 1571, 3,  0,  4,  104,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo253, -1 ,nullptr },  // Inst #1571 = TD
4416
  { 1572, 3,  0,  4,  104,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo254, -1 ,nullptr },  // Inst #1572 = TDI
4417
  { 1573, 2,  1,  4,  198,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo249, -1 ,nullptr },  // Inst #1573 = TEND
4418
  { 1574, 0,  0,  4,  309,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #1574 = TLBIA
4419
  { 1575, 2,  0,  4,  222,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #1575 = TLBIE
4420
  { 1576, 1,  0,  4,  195,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo149, -1 ,nullptr },  // Inst #1576 = TLBIEL
4421
  { 1577, 2,  0,  4,  300,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #1577 = TLBIVAX
4422
  { 1578, 1,  0,  4,  300,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo149, -1 ,nullptr },  // Inst #1578 = TLBLD
4423
  { 1579, 1,  0,  4,  300,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo149, -1 ,nullptr },  // Inst #1579 = TLBLI
4424
  { 1580, 0,  0,  4,  300,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #1580 = TLBRE
4425
  { 1581, 3,  1,  4,  300,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo255, -1 ,nullptr },  // Inst #1581 = TLBRE2
4426
  { 1582, 2,  0,  4,  300,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #1582 = TLBSX
4427
  { 1583, 3,  0,  4,  300,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #1583 = TLBSX2
4428
  { 1584, 3,  0,  4,  300,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #1584 = TLBSX2D
4429
  { 1585, 0,  0,  4,  186,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #1585 = TLBSYNC
4430
  { 1586, 0,  0,  4,  300,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #1586 = TLBWE
4431
  { 1587, 3,  0,  4,  300,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo255, -1 ,nullptr },  // Inst #1587 = TLBWE2
4432
  { 1588, 0,  0,  4,  300,  0|(1ULL<<MCID::Barrier)|(1ULL<<MCID::Terminator)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, nullptr, -1 ,nullptr },  // Inst #1588 = TRAP
4433
  { 1589, 1,  1,  4,  122,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo147, -1 ,nullptr },  // Inst #1589 = TRECHKPT
4434
  { 1590, 2,  1,  4,  135,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo256, -1 ,nullptr },  // Inst #1590 = TRECLAIM
4435
  { 1591, 2,  1,  4,  135,  0|(1ULL<<MCID::MayLoad)|(1ULL<<MCID::MayStore)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo249, -1 ,nullptr },  // Inst #1591 = TSR
4436
  { 1592, 3,  0,  4,  105,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo79, -1 ,nullptr },  // Inst #1592 = TW
4437
  { 1593, 3,  0,  4,  105,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo257, -1 ,nullptr },  // Inst #1593 = TWI
4438
  { 1594, 2,  1,  4,  0,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo36, -1 ,nullptr },  // Inst #1594 = UPDATE_VRSAVE
4439
  { 1595, 3,  2,  4,  0,  0|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo48, -1 ,nullptr },  // Inst #1595 = UpdateGBR
4440
  { 1596, 3,  1,  4,  139,  0, 0x0ULL, nullptr, nullptr, OperandInfo67, -1 ,nullptr },  // Inst #1596 = VABSDUB
4441
  { 1597, 3,  1,  4,  139,  0, 0x0ULL, nullptr, nullptr, OperandInfo67, -1 ,nullptr },  // Inst #1597 = VABSDUH
4442
  { 1598, 3,  1,  4,  139,  0, 0x0ULL, nullptr, nullptr, OperandInfo67, -1 ,nullptr },  // Inst #1598 = VABSDUW
4443
  { 1599, 3,  1,  4,  162,  0, 0x0ULL, nullptr, nullptr, OperandInfo67, -1 ,nullptr },  // Inst #1599 = VADDCUQ
4444
  { 1600, 3,  1,  4,  140,  0|(1ULL<<MCID::Commutable), 0x28ULL, nullptr, nullptr, OperandInfo67, -1 ,nullptr },  // Inst #1600 = VADDCUW
4445
  { 1601, 4,  1,  4,  162,  0, 0x0ULL, nullptr, nullptr, OperandInfo258, -1 ,nullptr },  // Inst #1601 = VADDECUQ
4446
  { 1602, 4,  1,  4,  162,  0, 0x0ULL, nullptr, nullptr, OperandInfo258, -1 ,nullptr },  // Inst #1602 = VADDEUQM
4447
  { 1603, 3,  1,  4,  142,  0|(1ULL<<MCID::Commutable), 0x28ULL, nullptr, nullptr, OperandInfo67, -1 ,nullptr },  // Inst #1603 = VADDFP
4448
  { 1604, 3,  1,  4,  140,  0|(1ULL<<MCID::Commutable), 0x28ULL, nullptr, nullptr, OperandInfo67, -1 ,nullptr },  // Inst #1604 = VADDSBS
4449
  { 1605, 3,  1,  4,  140,  0|(1ULL<<MCID::Commutable), 0x28ULL, nullptr, nullptr, OperandInfo67, -1 ,nullptr },  // Inst #1605 = VADDSHS
4450
  { 1606, 3,  1,  4,  140,  0|(1ULL<<MCID::Commutable), 0x28ULL, nullptr, nullptr, OperandInfo67, -1 ,nullptr },  // Inst #1606 = VADDSWS
4451
  { 1607, 3,  1,  4,  97, 0|(1ULL<<MCID::Commutable), 0x28ULL, nullptr, nullptr, OperandInfo67, -1 ,nullptr },  // Inst #1607 = VADDUBM
4452
  { 1608, 3,  1,  4,  140,  0|(1ULL<<MCID::Commutable), 0x28ULL, nullptr, nullptr, OperandInfo67, -1 ,nullptr },  // Inst #1608 = VADDUBS
4453
  { 1609, 3,  1,  4,  97, 0|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo67, -1 ,nullptr },  // Inst #1609 = VADDUDM
4454
  { 1610, 3,  1,  4,  97, 0|(1ULL<<MCID::Commutable), 0x28ULL, nullptr, nullptr, OperandInfo67, -1 ,nullptr },  // Inst #1610 = VADDUHM
4455
  { 1611, 3,  1,  4,  140,  0|(1ULL<<MCID::Commutable), 0x28ULL, nullptr, nullptr, OperandInfo67, -1 ,nullptr },  // Inst #1611 = VADDUHS
4456
  { 1612, 3,  1,  4,  163,  0|(1ULL<<MCID::Commutable), 0x0ULL, nullptr, nullptr, OperandInfo67, -1 ,nullptr },  // Inst #1612 = VADDUQM
4457
  { 1613, 3,  1,  4,  97, 0|(1ULL<<MCID::Commutable), 0x28ULL, nullptr, nullptr, OperandInfo67, -1 ,nullptr },  // Inst #1613 = VADDUWM
4458
  { 1614, 3,  1,  4,  140,  0|(1ULL<<MCID::Commutable), 0x28ULL, nullptr, nullptr, OperandInfo67, -1 ,nullptr },  // Inst #1614 = VADDUWS
4459