Coverage Report

Created: 2019-07-24 05:18

/Users/buildslave/jenkins/workspace/clang-stage2-coverage-R/llvm/tools/clang/lib/Basic/Targets/SystemZ.cpp
Line
Count
Source (jump to first uncovered line)
1
//===--- SystemZ.cpp - Implement SystemZ target feature support -----------===//
2
//
3
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4
// See https://llvm.org/LICENSE.txt for license information.
5
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6
//
7
//===----------------------------------------------------------------------===//
8
//
9
// This file implements SystemZ TargetInfo objects.
10
//
11
//===----------------------------------------------------------------------===//
12
13
#include "SystemZ.h"
14
#include "clang/Basic/Builtins.h"
15
#include "clang/Basic/LangOptions.h"
16
#include "clang/Basic/MacroBuilder.h"
17
#include "clang/Basic/TargetBuiltins.h"
18
#include "llvm/ADT/StringSwitch.h"
19
20
using namespace clang;
21
using namespace clang::targets;
22
23
const Builtin::Info SystemZTargetInfo::BuiltinInfo[] = {
24
#define BUILTIN(ID, TYPE, ATTRS)                                               \
25
  {#ID, TYPE, ATTRS, nullptr, ALL_LANGUAGES, nullptr},
26
#define TARGET_BUILTIN(ID, TYPE, ATTRS, FEATURE)                               \
27
  {#ID, TYPE, ATTRS, nullptr, ALL_LANGUAGES, FEATURE},
28
#include "clang/Basic/BuiltinsSystemZ.def"
29
};
30
31
const char *const SystemZTargetInfo::GCCRegNames[] = {
32
    "r0",  "r1",  "r2",  "r3",  "r4",  "r5",  "r6",  "r7",
33
    "r8",  "r9",  "r10", "r11", "r12", "r13", "r14", "r15",
34
    "f0",  "f2",  "f4",  "f6",  "f1",  "f3",  "f5",  "f7",
35
    "f8",  "f10", "f12", "f14", "f9",  "f11", "f13", "f15",
36
    /*ap*/"", "cc", /*fp*/"", /*rp*/"", "a0",  "a1",
37
    "v16", "v18", "v20", "v22", "v17", "v19", "v21", "v23",
38
    "v24", "v26", "v28", "v30", "v25", "v27", "v29", "v31"
39
};
40
41
const TargetInfo::AddlRegName GCCAddlRegNames[] = {
42
    {{"v0"}, 16}, {{"v2"},  17}, {{"v4"},  18}, {{"v6"},  19},
43
    {{"v1"}, 20}, {{"v3"},  21}, {{"v5"},  22}, {{"v7"},  23},
44
    {{"v8"}, 24}, {{"v10"}, 25}, {{"v12"}, 26}, {{"v14"}, 27},
45
    {{"v9"}, 28}, {{"v11"}, 29}, {{"v13"}, 30}, {{"v15"}, 31}
46
};
47
48
0
ArrayRef<const char *> SystemZTargetInfo::getGCCRegNames() const {
49
0
  return llvm::makeArrayRef(GCCRegNames);
50
0
}
51
52
0
ArrayRef<TargetInfo::AddlRegName> SystemZTargetInfo::getGCCAddlRegNames() const {
53
0
  return llvm::makeArrayRef(GCCAddlRegNames);
54
0
}
55
56
bool SystemZTargetInfo::validateAsmConstraint(
57
44
    const char *&Name, TargetInfo::ConstraintInfo &Info) const {
58
44
  switch (*Name) {
59
44
  default:
60
0
    return false;
61
44
62
44
  case 'a': // Address register
63
16
  case 'd': // Data register (equivalent to 'r')
64
16
  case 'f': // Floating-point register
65
16
  case 'v': // Vector register
66
16
    Info.setAllowsRegister();
67
16
    return true;
68
16
69
16
  case 'I': // Unsigned 8-bit constant
70
10
  case 'J': // Unsigned 12-bit constant
71
10
  case 'K': // Signed 16-bit constant
72
10
  case 'L': // Signed 20-bit displacement (on all targets we support)
73
10
  case 'M': // 0x7fffffff
74
10
    return true;
75
10
76
18
  case 'Q': // Memory with base and unsigned 12-bit displacement
77
18
  case 'R': // Likewise, plus an index
78
18
  case 'S': // Memory with base and signed 20-bit displacement
79
18
  case 'T': // Likewise, plus an index
80
18
    Info.setAllowsMemory();
81
18
    return true;
82
44
  }
83
44
}
84
85
struct ISANameRevision {
86
  llvm::StringLiteral Name;
87
  int ISARevisionID;
88
};
89
static constexpr ISANameRevision ISARevisions[] = {
90
  {{"arch8"}, 8}, {{"z10"}, 8},
91
  {{"arch9"}, 9}, {{"z196"}, 9},
92
  {{"arch10"}, 10}, {{"zEC12"}, 10},
93
  {{"arch11"}, 11}, {{"z13"}, 11},
94
  {{"arch12"}, 12}, {{"z14"}, 12},
95
  {{"arch13"}, 13},
96
};
97
98
3.10k
int SystemZTargetInfo::getISARevision(StringRef Name) const {
99
3.10k
  const auto Rev =
100
25.7k
      llvm::find_if(ISARevisions, [Name](const ISANameRevision &CR) {
101
25.7k
        return CR.Name == Name;
102
25.7k
      });
103
3.10k
  if (Rev == std::end(ISARevisions))
104
25
    return -1;
105
3.08k
  return Rev->ISARevisionID;
106
3.08k
}
107
108
void SystemZTargetInfo::fillValidCPUList(
109
2
    SmallVectorImpl<StringRef> &Values) const {
110
2
  for (const ISANameRevision &Rev : ISARevisions)
111
22
    Values.push_back(Rev.Name);
112
2
}
113
114
7.35k
bool SystemZTargetInfo::hasFeature(StringRef Feature) const {
115
7.35k
  return llvm::StringSwitch<bool>(Feature)
116
7.35k
      .Case("systemz", true)
117
7.35k
      .Case("arch8", ISARevision >= 8)
118
7.35k
      .Case("arch9", ISARevision >= 9)
119
7.35k
      .Case("arch10", ISARevision >= 10)
120
7.35k
      .Case("arch11", ISARevision >= 11)
121
7.35k
      .Case("arch12", ISARevision >= 12)
122
7.35k
      .Case("arch13", ISARevision >= 13)
123
7.35k
      .Case("htm", HasTransactionalExecution)
124
7.35k
      .Case("vx", HasVector)
125
7.35k
      .Default(false);
126
7.35k
}
127
128
void SystemZTargetInfo::getTargetDefines(const LangOptions &Opts,
129
75
                                         MacroBuilder &Builder) const {
130
75
  Builder.defineMacro("__s390__");
131
75
  Builder.defineMacro("__s390x__");
132
75
  Builder.defineMacro("__zarch__");
133
75
  Builder.defineMacro("__LONG_DOUBLE_128__");
134
75
135
75
  Builder.defineMacro("__ARCH__", Twine(ISARevision));
136
75
137
75
  Builder.defineMacro("__GCC_HAVE_SYNC_COMPARE_AND_SWAP_1");
138
75
  Builder.defineMacro("__GCC_HAVE_SYNC_COMPARE_AND_SWAP_2");
139
75
  Builder.defineMacro("__GCC_HAVE_SYNC_COMPARE_AND_SWAP_4");
140
75
  Builder.defineMacro("__GCC_HAVE_SYNC_COMPARE_AND_SWAP_8");
141
75
142
75
  if (HasTransactionalExecution)
143
45
    Builder.defineMacro("__HTM__");
144
75
  if (HasVector)
145
42
    Builder.defineMacro("__VX__");
146
75
  if (Opts.ZVector)
147
16
    Builder.defineMacro("__VEC__", "10303");
148
75
}
149
150
75
ArrayRef<Builtin::Info> SystemZTargetInfo::getTargetBuiltins() const {
151
75
  return llvm::makeArrayRef(BuiltinInfo, clang::SystemZ::LastTSBuiltin -
152
75
                                             Builtin::FirstTSBuiltin);
153
75
}