Coverage Report

Created: 2021-08-24 07:12

/Users/buildslave/jenkins/workspace/coverage/llvm-project/clang/lib/Basic/Targets/Hexagon.h
Line
Count
Source (jump to first uncovered line)
1
//===--- Hexagon.h - Declare Hexagon target feature support -----*- C++ -*-===//
2
//
3
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4
// See https://llvm.org/LICENSE.txt for license information.
5
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6
//
7
//===----------------------------------------------------------------------===//
8
//
9
// This file declares Hexagon TargetInfo objects.
10
//
11
//===----------------------------------------------------------------------===//
12
13
#ifndef LLVM_CLANG_LIB_BASIC_TARGETS_HEXAGON_H
14
#define LLVM_CLANG_LIB_BASIC_TARGETS_HEXAGON_H
15
16
#include "clang/Basic/TargetInfo.h"
17
#include "clang/Basic/TargetOptions.h"
18
#include "llvm/ADT/Triple.h"
19
#include "llvm/Support/Compiler.h"
20
21
namespace clang {
22
namespace targets {
23
24
// Hexagon abstract base class
25
class LLVM_LIBRARY_VISIBILITY HexagonTargetInfo : public TargetInfo {
26
27
  static const Builtin::Info BuiltinInfo[];
28
  static const char *const GCCRegNames[];
29
  static const TargetInfo::GCCRegAlias GCCRegAliases[];
30
  std::string CPU;
31
  std::string HVXVersion;
32
  bool HasHVX = false;
33
  bool HasHVX64B = false;
34
  bool HasHVX128B = false;
35
  bool HasAudio = false;
36
  bool UseLongCalls = false;
37
38
public:
39
  HexagonTargetInfo(const llvm::Triple &Triple, const TargetOptions &)
40
74
      : TargetInfo(Triple) {
41
    // Specify the vector alignment explicitly. For v512x1, the calculated
42
    // alignment would be 512*alignment(i1), which is 512 bytes, instead of
43
    // the required minimum of 64 bytes.
44
74
    resetDataLayout(
45
74
        "e-m:e-p:32:32:32-a:0-n16:32-"
46
74
        "i64:64:64-i32:32:32-i16:16:16-i1:8:8-f32:32:32-f64:64:64-"
47
74
        "v32:32:32-v64:64:64-v512:512:512-v1024:1024:1024-v2048:2048:2048");
48
74
    SizeType = UnsignedInt;
49
74
    PtrDiffType = SignedInt;
50
74
    IntPtrType = SignedInt;
51
52
    // {} in inline assembly are packet specifiers, not assembly variant
53
    // specifiers.
54
74
    NoAsmVariants = true;
55
56
74
    LargeArrayMinWidth = 64;
57
74
    LargeArrayAlign = 64;
58
74
    UseBitFieldTypeAlignment = true;
59
74
    ZeroLengthBitfieldBoundary = 32;
60
74
    MaxAtomicPromoteWidth = MaxAtomicInlineWidth = 64;
61
62
    // These are the default values anyway, but explicitly make sure
63
    // that the size of the boolean type is 8 bits. Bool vectors are used
64
    // for modeling predicate registers in HVX, and the bool -> byte
65
    // correspondence matches the HVX architecture.
66
74
    BoolWidth = BoolAlign = 8;
67
74
  }
clang::targets::HexagonTargetInfo::HexagonTargetInfo(llvm::Triple const&, clang::TargetOptions const&)
Line
Count
Source
40
71
      : TargetInfo(Triple) {
41
    // Specify the vector alignment explicitly. For v512x1, the calculated
42
    // alignment would be 512*alignment(i1), which is 512 bytes, instead of
43
    // the required minimum of 64 bytes.
44
71
    resetDataLayout(
45
71
        "e-m:e-p:32:32:32-a:0-n16:32-"
46
71
        "i64:64:64-i32:32:32-i16:16:16-i1:8:8-f32:32:32-f64:64:64-"
47
71
        "v32:32:32-v64:64:64-v512:512:512-v1024:1024:1024-v2048:2048:2048");
48
71
    SizeType = UnsignedInt;
49
71
    PtrDiffType = SignedInt;
50
71
    IntPtrType = SignedInt;
51
52
    // {} in inline assembly are packet specifiers, not assembly variant
53
    // specifiers.
54
71
    NoAsmVariants = true;
55
56
71
    LargeArrayMinWidth = 64;
57
71
    LargeArrayAlign = 64;
58
71
    UseBitFieldTypeAlignment = true;
59
71
    ZeroLengthBitfieldBoundary = 32;
60
71
    MaxAtomicPromoteWidth = MaxAtomicInlineWidth = 64;
61
62
    // These are the default values anyway, but explicitly make sure
63
    // that the size of the boolean type is 8 bits. Bool vectors are used
64
    // for modeling predicate registers in HVX, and the bool -> byte
65
    // correspondence matches the HVX architecture.
66
71
    BoolWidth = BoolAlign = 8;
67
71
  }
clang::targets::HexagonTargetInfo::HexagonTargetInfo(llvm::Triple const&, clang::TargetOptions const&)
Line
Count
Source
40
3
      : TargetInfo(Triple) {
41
    // Specify the vector alignment explicitly. For v512x1, the calculated
42
    // alignment would be 512*alignment(i1), which is 512 bytes, instead of
43
    // the required minimum of 64 bytes.
44
3
    resetDataLayout(
45
3
        "e-m:e-p:32:32:32-a:0-n16:32-"
46
3
        "i64:64:64-i32:32:32-i16:16:16-i1:8:8-f32:32:32-f64:64:64-"
47
3
        "v32:32:32-v64:64:64-v512:512:512-v1024:1024:1024-v2048:2048:2048");
48
3
    SizeType = UnsignedInt;
49
3
    PtrDiffType = SignedInt;
50
3
    IntPtrType = SignedInt;
51
52
    // {} in inline assembly are packet specifiers, not assembly variant
53
    // specifiers.
54
3
    NoAsmVariants = true;
55
56
3
    LargeArrayMinWidth = 64;
57
3
    LargeArrayAlign = 64;
58
3
    UseBitFieldTypeAlignment = true;
59
3
    ZeroLengthBitfieldBoundary = 32;
60
3
    MaxAtomicPromoteWidth = MaxAtomicInlineWidth = 64;
61
62
    // These are the default values anyway, but explicitly make sure
63
    // that the size of the boolean type is 8 bits. Bool vectors are used
64
    // for modeling predicate registers in HVX, and the bool -> byte
65
    // correspondence matches the HVX architecture.
66
3
    BoolWidth = BoolAlign = 8;
67
3
  }
68
69
  ArrayRef<Builtin::Info> getTargetBuiltins() const override;
70
71
  bool validateAsmConstraint(const char *&Name,
72
10
                             TargetInfo::ConstraintInfo &Info) const override {
73
10
    switch (*Name) {
74
4
    case 'v':
75
6
    case 'q':
76
6
      if (HasHVX) {
77
6
        Info.setAllowsRegister();
78
6
        return true;
79
6
      }
80
0
      break;
81
2
    case 'a': // Modifier register m0-m1.
82
2
      Info.setAllowsRegister();
83
2
      return true;
84
2
    case 's':
85
      // Relocatable constant.
86
2
      return true;
87
10
    }
88
0
    return false;
89
10
  }
90
91
  void getTargetDefines(const LangOptions &Opts,
92
                        MacroBuilder &Builder) const override;
93
94
0
  bool isCLZForZeroUndef() const override { return false; }
95
96
  bool hasFeature(StringRef Feature) const override;
97
98
  bool
99
  initFeatureMap(llvm::StringMap<bool> &Features, DiagnosticsEngine &Diags,
100
                 StringRef CPU,
101
                 const std::vector<std::string> &FeaturesVec) const override;
102
103
  bool handleTargetFeatures(std::vector<std::string> &Features,
104
                            DiagnosticsEngine &Diags) override;
105
106
58
  BuiltinVaListKind getBuiltinVaListKind() const override {
107
58
    if (getTriple().isMusl())
108
1
      return TargetInfo::HexagonBuiltinVaList;
109
57
    return TargetInfo::CharPtrBuiltinVaList;
110
58
  }
111
112
  ArrayRef<const char *> getGCCRegNames() const override;
113
114
  ArrayRef<TargetInfo::GCCRegAlias> getGCCRegAliases() const override;
115
116
187
  const char *getClobbers() const override { return ""; }
117
118
  static const char *getHexagonCPUSuffix(StringRef Name);
119
120
60
  bool isValidCPUName(StringRef Name) const override {
121
60
    return getHexagonCPUSuffix(Name);
122
60
  }
123
124
  void fillValidCPUList(SmallVectorImpl<StringRef> &Values) const override;
125
126
60
  bool setCPU(const std::string &Name) override {
127
60
    if (!isValidCPUName(Name))
128
1
      return false;
129
59
    CPU = Name;
130
59
    return true;
131
60
  }
132
133
0
  int getEHDataRegisterNumber(unsigned RegNo) const override {
134
0
    return RegNo < 2 ? RegNo : -1;
135
0
  }
136
137
146
  bool isTinyCore() const {
138
    // We can write more stricter checks later.
139
146
    return CPU.find('t') != std::string::npos;
140
146
  }
141
142
15
  bool hasExtIntType() const override { return true; }
143
};
144
} // namespace targets
145
} // namespace clang
146
#endif // LLVM_CLANG_LIB_BASIC_TARGETS_HEXAGON_H