//===--- RISCV.h - Declare RISCV target feature support ---------*- C++ -*-===//

//

// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.

// See https://llvm.org/LICENSE.txt for license information.

// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception

//

//===----------------------------------------------------------------------===//

//

// This file declares RISCV TargetInfo objects.

//

//===----------------------------------------------------------------------===//

#ifndef LLVM_CLANG_LIB_BASIC_TARGETS_RISCV_H

#define LLVM_CLANG_LIB_BASIC_TARGETS_RISCV_H

#include "clang/Basic/TargetInfo.h"

#include "clang/Basic/TargetOptions.h"

#include "llvm/ADT/Triple.h"

#include "llvm/Support/Compiler.h"

namespace clang {

namespace targets {

// RISC-V Target

class RISCVTargetInfo : public TargetInfo {

protected:

  std::string ABI, CPU;

  bool HasM;

  bool HasA;

  bool HasF;

  bool HasD;

  bool HasC;

  bool HasB;

public:

  RISCVTargetInfo(const llvm::Triple &Triple, const TargetOptions &)

      : TargetInfo(Triple), HasM(false), HasA(false), HasF(false),

        HasD(false), HasC(false), HasB(false) {

    LongDoubleWidth = 128;

    LongDoubleAlign = 128;

    LongDoubleFormat = &llvm::APFloat::IEEEquad();

    SuitableAlign = 128;

    WCharType = SignedInt;

    WIntType = UnsignedInt;

  }

  bool setCPU(const std::string &Name) override {

    if (!isValidCPUName(Name))

      return false;

    CPU = Name;

    return true;

  }

  StringRef getABI() const override { return ABI; }

  void getTargetDefines(const LangOptions &Opts,

                        MacroBuilder &Builder) const override;

  ArrayRef<Builtin::Info> getTargetBuiltins() const override { return None; }

  BuiltinVaListKind getBuiltinVaListKind() const override {

    return TargetInfo::VoidPtrBuiltinVaList;

  }

  const char *getClobbers() const override { return ""; }

  ArrayRef<const char *> getGCCRegNames() const override;

  int getEHDataRegisterNumber(unsigned RegNo) const override {

    if (RegNo == 0)

      return 10;

    else if (RegNo == 1)

      return 11;

    else

      return -1;

  }

  ArrayRef<TargetInfo::GCCRegAlias> getGCCRegAliases() const override;

  bool validateAsmConstraint(const char *&Name,

                             TargetInfo::ConstraintInfo &Info) const override;

  bool hasFeature(StringRef Feature) const override;

  bool handleTargetFeatures(std::vector<std::string> &Features,

                            DiagnosticsEngine &Diags) override;

  bool hasExtIntType() const override { return true; }

};

class LLVM_LIBRARY_VISIBILITY RISCV32TargetInfo : public RISCVTargetInfo {

public:

  RISCV32TargetInfo(const llvm::Triple &Triple, const TargetOptions &Opts)

      : RISCVTargetInfo(Triple, Opts) {

    IntPtrType = SignedInt;

    PtrDiffType = SignedInt;

    SizeType = UnsignedInt;

    resetDataLayout("e-m:e-p:32:32-i64:64-n32-S128");

  }

clang::targets::RISCV32TargetInfo::RISCV32TargetInfo(llvm::Triple const&, clang::TargetOptions const&)

Line

Count

Source

92

41

      : RISCVTargetInfo(Triple, Opts) {

93

41

    IntPtrType = SignedInt;

94

41

    PtrDiffType = SignedInt;

95

41

    SizeType = UnsignedInt;

96

41

    resetDataLayout("e-m:e-p:32:32-i64:64-n32-S128");

97

41

  }

clang::targets::RISCV32TargetInfo::RISCV32TargetInfo(llvm::Triple const&, clang::TargetOptions const&)

Line

Count

Source

92

22

      : RISCVTargetInfo(Triple, Opts) {

93

22

    IntPtrType = SignedInt;

94

22

    PtrDiffType = SignedInt;

95

22

    SizeType = UnsignedInt;

96

22

    resetDataLayout("e-m:e-p:32:32-i64:64-n32-S128");

97

22

  }

  bool setABI(const std::string &Name) override {

    if (Name == "ilp32" || 
Name == "ilp32f"16
 || 
Name == "ilp32d"10
) {

      ABI = Name;

      return true;

    }

    return false;

  }

  bool isValidCPUName(StringRef Name) const override;

  void fillValidCPUList(SmallVectorImpl<StringRef> &Values) const override;

  void setMaxAtomicWidth() override {

    MaxAtomicPromoteWidth = 128;

    if (HasA)

      MaxAtomicInlineWidth = 32;

  }

};

class LLVM_LIBRARY_VISIBILITY RISCV64TargetInfo : public RISCVTargetInfo {

public:

  RISCV64TargetInfo(const llvm::Triple &Triple, const TargetOptions &Opts)

      : RISCVTargetInfo(Triple, Opts) {

    LongWidth = LongAlign = PointerWidth = PointerAlign = 64;

    IntMaxType = Int64Type = SignedLong;

    resetDataLayout("e-m:e-p:64:64-i64:64-i128:128-n64-S128");

  }

clang::targets::RISCV64TargetInfo::RISCV64TargetInfo(llvm::Triple const&, clang::TargetOptions const&)

Line

Count

Source

120

38

      : RISCVTargetInfo(Triple, Opts) {

121

38

    LongWidth = LongAlign = PointerWidth = PointerAlign = 64;

122

38

    IntMaxType = Int64Type = SignedLong;

123

38

    resetDataLayout("e-m:e-p:64:64-i64:64-i128:128-n64-S128");

124

38

  }

clang::targets::RISCV64TargetInfo::RISCV64TargetInfo(llvm::Triple const&, clang::TargetOptions const&)

Line

Count

Source

120

21

      : RISCVTargetInfo(Triple, Opts) {

121

21

    LongWidth = LongAlign = PointerWidth = PointerAlign = 64;

122

21

    IntMaxType = Int64Type = SignedLong;

123

21

    resetDataLayout("e-m:e-p:64:64-i64:64-i128:128-n64-S128");

124

21

  }

  bool setABI(const std::string &Name) override {

    if (Name == "lp64" || 
Name == "lp64f"12
 || 
Name == "lp64d"7
) {

      ABI = Name;

      return true;

    }

    return false;

  }

  bool isValidCPUName(StringRef Name) const override;

  void fillValidCPUList(SmallVectorImpl<StringRef> &Values) const override;

  void setMaxAtomicWidth() override {

    MaxAtomicPromoteWidth = 128;

    if (HasA)

      MaxAtomicInlineWidth = 64;

  }

};

} // namespace targets

} // namespace clang

#endif // LLVM_CLANG_LIB_BASIC_TARGETS_RISCV_H