Coverage Report

Created: 2019-07-24 05:18

/Users/buildslave/jenkins/workspace/clang-stage2-coverage-R/llvm/lib/Target/NVPTX/NVPTXFrameLowering.cpp
Line
Count
Source (jump to first uncovered line)
1
//=======- NVPTXFrameLowering.cpp - NVPTX Frame Information ---*- C++ -*-=====//
2
//
3
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
4
// See https://llvm.org/LICENSE.txt for license information.
5
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
6
//
7
//===----------------------------------------------------------------------===//
8
//
9
// This file contains the NVPTX implementation of TargetFrameLowering class.
10
//
11
//===----------------------------------------------------------------------===//
12
13
#include "NVPTXFrameLowering.h"
14
#include "NVPTX.h"
15
#include "NVPTXRegisterInfo.h"
16
#include "NVPTXSubtarget.h"
17
#include "NVPTXTargetMachine.h"
18
#include "llvm/CodeGen/MachineFrameInfo.h"
19
#include "llvm/CodeGen/MachineFunction.h"
20
#include "llvm/CodeGen/MachineInstrBuilder.h"
21
#include "llvm/CodeGen/MachineRegisterInfo.h"
22
#include "llvm/CodeGen/TargetInstrInfo.h"
23
#include "llvm/MC/MachineLocation.h"
24
25
using namespace llvm;
26
27
NVPTXFrameLowering::NVPTXFrameLowering()
28
455
    : TargetFrameLowering(TargetFrameLowering::StackGrowsUp, 8, 0) {}
29
30
0
bool NVPTXFrameLowering::hasFP(const MachineFunction &MF) const { return true; }
31
32
void NVPTXFrameLowering::emitPrologue(MachineFunction &MF,
33
1.68k
                                      MachineBasicBlock &MBB) const {
34
1.68k
  if (MF.getFrameInfo().hasStackObjects()) {
35
24
    assert(&MF.front() == &MBB && "Shrink-wrapping not yet supported");
36
24
    MachineInstr *MI = &MBB.front();
37
24
    MachineRegisterInfo &MR = MF.getRegInfo();
38
24
39
24
    // This instruction really occurs before first instruction
40
24
    // in the BB, so giving it no debug location.
41
24
    DebugLoc dl = DebugLoc();
42
24
43
24
    // Emits
44
24
    //   mov %SPL, %depot;
45
24
    //   cvta.local %SP, %SPL;
46
24
    // for local address accesses in MF.
47
24
    bool Is64Bit =
48
24
        static_cast<const NVPTXTargetMachine &>(MF.getTarget()).is64Bit();
49
24
    unsigned CvtaLocalOpcode =
50
24
        (Is64Bit ? 
NVPTX::cvta_local_yes_6410
:
NVPTX::cvta_local_yes14
);
51
24
    unsigned MovDepotOpcode =
52
24
        (Is64Bit ? 
NVPTX::MOV_DEPOT_ADDR_6410
:
NVPTX::MOV_DEPOT_ADDR14
);
53
24
    if (!MR.use_empty(NVPTX::VRFrame)) {
54
24
      // If %SP is not used, do not bother emitting "cvta.local %SP, %SPL".
55
24
      MI = BuildMI(MBB, MI, dl,
56
24
                   MF.getSubtarget().getInstrInfo()->get(CvtaLocalOpcode),
57
24
                   NVPTX::VRFrame)
58
24
               .addReg(NVPTX::VRFrameLocal);
59
24
    }
60
24
    BuildMI(MBB, MI, dl, MF.getSubtarget().getInstrInfo()->get(MovDepotOpcode),
61
24
            NVPTX::VRFrameLocal)
62
24
        .addImm(MF.getFunctionNumber());
63
24
  }
64
1.68k
}
65
66
int NVPTXFrameLowering::getFrameIndexReference(const MachineFunction &MF,
67
                                               int FI,
68
2
                                               unsigned &FrameReg) const {
69
2
  const MachineFrameInfo &MFI = MF.getFrameInfo();
70
2
  FrameReg = NVPTX::VRDepot;
71
2
  return MFI.getObjectOffset(FI) - getOffsetOfLocalArea();
72
2
}
73
74
void NVPTXFrameLowering::emitEpilogue(MachineFunction &MF,
75
1.68k
                                      MachineBasicBlock &MBB) const {}
76
77
// This function eliminates ADJCALLSTACKDOWN,
78
// ADJCALLSTACKUP pseudo instructions
79
MachineBasicBlock::iterator NVPTXFrameLowering::eliminateCallFramePseudoInstr(
80
    MachineFunction &MF, MachineBasicBlock &MBB,
81
0
    MachineBasicBlock::iterator I) const {
82
0
  // Simply discard ADJCALLSTACKDOWN,
83
0
  // ADJCALLSTACKUP instructions.
84
0
  return MBB.erase(I);
85
0
}