FailedChanges

Changes from Git (git http://labmaster3.local/git/llvm-project.git)

Summary

  1. llc: Change behavior of -mattr with existing attribute (details)
  2. [lldb/Tools] Remove lldb-mi.exports (details)
  3. [Support] make report_fatal_error `abort` instead of `exit` (details)
  4. debugserver: Cut dependency on intrinsics_gen (details)
  5. Revert "[Support] make report_fatal_error `abort` instead of `exit`" (details)
  6. llc: Don't overwrite frame-pointer attribute (details)
  7. Fix the macos build after D71575. (details)
  8. [X86] Add 32-bit mode sse1 command line to scalar-int-to-fp.ll. NFC (details)
  9. [X86] When handling i64->f32 sint_to_fp on 32-bit targets only bitcast (details)
  10. [SampleFDO] Fix invalid branch profile generated by indirect call (details)
  11. PR42694 Support explicit(bool) in older language modes as an extension. (details)
  12. [lldb/Reproducers] Extract function for reading environment override (details)
  13. Set some fast math attributes in setFunctionAttributes (details)
  14. [lldb/Reproducers] Add a flag to always generating a reproducer (details)
  15. Insert wait instruction after X87 instructions which could raise (details)
  16. [gn build] Port 8fdafb7dced (details)
  17. [lldb/Reproducers] Print more info for reproducer status (details)
  18. [mlir] fix broken links to Glossary (details)
  19. [LegalizeDAG][TargetLowering] Move vXi64/i64->vXf32/f32 uint_to_fp (details)
  20. [DebugInfo] Simplify the constructor of DWARFDebugAranges::Range. NFC. (details)
  21. [lldb] Fix asan failures in data-formatter-objc tests (details)
  22. [VE] i64 arguments, return values and constants (details)
  23. [HIP][AMDGPU] expand printf when compiling HIP to AMDGPU (details)
  24. [gn build] Port ed181efa175 (details)
  25. [LV] Make X86/assume.ll X86 independent (NFC). (details)
  26. [LV] Allow assume calls in predicated blocks. (details)
  27. clang-format: [JS] tests for async wrapping. (details)
  28. [IR] Mark memset.* intrinsics as IntrWriteMem. (details)
  29. [clangd] Dont display `<unknown>` kinds in hover board (details)
  30. [Concepts] Fix ConceptSpecializationExpr profiling crash (details)
  31. [PHIEliminate] Move dbg values after phi and label (details)
Commit 67ec8744d7e72b50a5db5038c9643584ce57cb0c by arsenm2
llc: Change behavior of -mattr with existing attribute
Append this to the existing target-features attribute on the function.
Some flags ignore existing attributes, and some overwrite them. Move
towards consistently respecting existing attributes if present. Since
target features act as a state machine on their own, append to the
function attribute. The backend default added feature list, function
attributes, and -mattr will all be appended together, and the later
features can individually toggle the earlier settings.
The file was modifiedllvm/test/CodeGen/WebAssembly/target-features.ll
The file was modifiedllvm/test/Other/opt-override-mcpu-mattr.ll
The file was modifiedllvm/include/llvm/CodeGen/CommandFlags.inc
Commit 9efd57e3b7daa7ebd891084b8564440c5ef297ad by Jonas Devlieghere
[lldb/Tools] Remove lldb-mi.exports
lldb-mi was removed from the repo a while ago.
The file was removedlldb/tools/lldb-mi/lldb-mi.exports
Commit 647c3f4e47de8a850ffcaa897db68702d8d2459a by Yuanfang Chen
[Support] make report_fatal_error `abort` instead of `exit`
Summary: This patch could be treated as a rebase of D33960. It also
fixes PR35547. A fix for `llvm/test/Other/close-stderr.ll` is proposed
in D68164. Seems the consensus is that the test is passing by chance and
I'm not sure how important it is for us. So it is removed like in D33960
for now. The rest of the test fixes are just adding `--crash` flag to
`not` tool.
** The reason it fixes PR35547 is
`exit` does cleanup including calling class destructor whereas `abort`
does not do any cleanup. In multithreading environment such as ThinLTO
or JIT, threads may share states which mostly are ManagedStatic<>. If
faulting thread tearing down a class when another thread is using it,
there are chances of memory corruption. This is bad 1. It will stop
error reporting like pretty stack printer; 2. The memory corruption is
distracting and nondeterministic in terms of error message, and
corruption type (depending one the timing, it could be double free, heap
free after use, etc.).
Reviewers: rnk, chandlerc, zturner, sepavloff, MaskRay, espindola
Reviewed By: rnk, MaskRay
Subscribers: wuzish, jholewinski, qcolombet, dschuff, jyknight, emaste,
sdardis, nemanjai, jvesely, nhaehnle, sbc100, arichardson,
jgravelle-google, aheejin, kbarton, fedor.sergeev, asb, rbar, johnrusso,
simoncook, apazos, sabuasal, niosHD, jrtc27, zzheng, edward-jones,
atanasyan, rogfer01, MartinMosbeck, brucehoult, the_o, PkmX, jocewei,
jsji, lenary, s.egerton, pzheng, cfe-commits, MaskRay, filcab, davide,
MatzeB, mehdi_amini, hiraditya, steven_wu, dexonsmith, rupprecht, seiya,
llvm-commits
Tags: #llvm, #clang
Differential Revision: https://reviews.llvm.org/D67847
The file was modifiedllvm/test/CodeGen/RISCV/get-register-reserve.ll
The file was modifiedllvm/test/CodeGen/X86/nonconst-static-ev.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout18.ll
The file was modifiedllvm/test/CodeGen/RISCV/mattr-invalid-combination.ll
The file was modifiedllvm/test/tools/llvm-readobj/COFF/arm64-win-error2.s
The file was modifiedllvm/test/Transforms/InstCombine/limit-max-iterations.ll
The file was modifiedllvm/test/CodeGen/AArch64/fast-isel-sp-adjust.ll
The file was modifiedllvm/test/CodeGen/ARM/ldc2l.ll
The file was modifiedllvm/test/CodeGen/X86/AppendingLinkage.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsu-pos-size.mir
The file was modifiedllvm/test/CodeGen/XCore/codemodel.ll
The file was modifiedllvm/test/Transforms/BlockExtractor/invalid-function.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/read-register-invalid-type-i32.ll
The file was modifiedllvm/test/tools/llvm-readobj/COFF/arm64-many-epilogs.s
The file was modifiedllvm/test/Bitcode/function-default-address-spaces.ll
The file was modifiedllvm/test/CodeGen/Mips/interrupt-attr-error.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout2.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/branch-relax-spill.ll
The file was modifiedllvm/test/CodeGen/ARM/special-reg-mcore.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-stackargs.ll
The file was modifiedllvm/test/CodeGen/Mips/fpxx.ll
The file was modifiedllvm/test/CodeGen/X86/named-reg-alloc.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/div_i128.ll
The file was modifiedllvm/test/MachineVerifier/test_g_zextload.mir
The file was modifiedllvm/test/CodeGen/Mips/indirect-jump-hazard/guards-verify-call.mir
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-05.ll
The file was modifiedllvm/test/Transforms/BlockExtractor/invalid-block.ll
The file was modifiedllvm/test/CodeGen/Mips/micromips64-unsupported.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-nand.mir
The file was modifiedllvm/test/MachineVerifier/test_g_build_vector.mir
The file was modifiedllvm/test/CodeGen/X86/label-redefinition.ll
The file was modifiedllvm/test/MC/X86/AlignedBundling/switch-section-locked-error.s
The file was modifiedllvm/test/CodeGen/NVPTX/global-dtor.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/ext-pos-size.mir
The file was modifiedllvm/test/CodeGen/ARM/special-reg-v8m-base.ll
The file was modifiedllvm/test/CodeGen/X86/cpus-no-x86_64.ll
The file was modifiedllvm/test/CodeGen/MIR/X86/machine-verifier.mir
The file was modifiedllvm/test/MachineVerifier/live-ins-03.mir
The file was modifiedllvm/test/CodeGen/ARM/usat-v4t.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextu-pos.mir
The file was modifiedllvm/test/CodeGen/X86/codemodel.ll
The file was modifiedllvm/test/CodeGen/X86/fast-isel-args-fail2.ll
The file was modifiedllvm/test/MC/X86/encoder-fail.s
The file was modifiedllvm/test/CodeGen/X86/invalid-liveness.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout6.ll
The file was modifiedllvm/test/MachineVerifier/test_g_constant.mir
The file was modifiedllvm/test/CodeGen/RISCV/musttail-call.ll
The file was modifiedllvm/test/CodeGen/ARM/ssat-v4t.ll
The file was modifiedllvm/test/CodeGen/Mips/fp64a.ll
The file was modifiedllvm/test/MC/ARM/AlignedBundling/illegal-subtarget-change.s
The file was modifiedllvm/test/Assembler/invalid-datalayout8.ll
The file was modifiedllvm/test/MachineVerifier/test_g_ptr_add.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout11.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextm-pos.mir
The file was modifiedllvm/test/CodeGen/X86/cfi-inserter-verify-inconsistent-register.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout21.ll
The file was modifiedllvm/test/CodeGen/NVPTX/libcall-intrinsic.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout-alloca-addrspace.ll
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-03.ll
The file was modifiedllvm/test/MachineVerifier/test_g_build_vector_trunc.mir
The file was modifiedllvm/test/MachineVerifier/test_g_select.mir
The file was modifiedllvm/test/Other/optimization-remarks-inline.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-tls-initial-exec.ll
The file was modifiedllvm/test/MachineVerifier/test_memccpy_intrinsics.mir
The file was modifiedllvm/test/MC/RISCV/mattr-invalid-combination.s
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/arm64-fallback.ll
The file was modifiedllvm/test/CodeGen/X86/named-reg-notareg.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextm-pos-size.mir
The file was modifiedllvm/test/CodeGen/PowerPC/ppc64-icbt-pwr7.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout7.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/ext-size.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dext-size.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/avoid-matchtable-crash.mir
The file was modifiedllvm/test/CodeGen/SystemZ/mrecord-mcount-02.ll
The file was modifiedllvm/test/CodeGen/WebAssembly/exception.ll
The file was modifiedllvm/test/MC/X86/AlignedBundling/lock-without-bundle-mode-error.s
The file was modifiedllvm/test/Assembler/invalid-datalayout12.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-xchg-flat.mir
The file was modifiedllvm/test/CodeGen/Mips/mips32r6/compatibility.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-rodata.ll
The file was modifiedllvm/test/MC/WebAssembly/blockaddress.ll
The file was modifiedllvm/test/Transforms/FunctionImport/not-prevailing.ll
The file was modifiedllvm/test/TableGen/HwModeSelect.td
The file was modifiedllvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.gws.sema.release.all.ll
The file was modifiedllvm/test/MachineVerifier/verify-selected.mir
The file was modifiedllvm/test/MC/ARM/Windows/invalid-relocation.s
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextu-size.mir
The file was modifiedllvm/test/CodeGen/WebAssembly/clear-cache.ll
The file was modifiedllvm/test/CodeGen/ARM/ssat-upper.ll
The file was removedllvm/test/Other/close-stderr.ll
The file was modifiedllvm/test/Object/elf-invalid-phdr.test
The file was modifiedllvm/test/CodeGen/Mips/instverify/ins-pos-size.mir
The file was modifiedllvm/test/CodeGen/RISCV/get-register-invalid.ll
The file was modifiedllvm/test/MachineVerifier/verifier-generic-types-2.mir
The file was modifiedllvm/test/CodeGen/SystemZ/mverify-optypes.mir
The file was modifiedllvm/test/MachineVerifier/test_g_phi.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout5.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-neg-int-arith-imm.ll
The file was modifiedllvm/test/CodeGen/Mips/interrupt-attr-args-error.ll
The file was modifiedllvm/test/CodeGen/ARM/machine-verifier.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout4.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/lds-zero-initializer.ll
The file was modifiedllvm/test/CodeGen/X86/coff-comdat2.ll
The file was modifiedllvm/test/LTO/X86/attrs.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-cc-altivec.ll
The file was modifiedllvm/test/MachineVerifier/test_g_sext_inreg.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout13.ll
The file was modifiedllvm/test/MachineVerifier/test_g_load.mir
The file was modifiedllvm/test/Bitcode/invalid-functionptr-align.ll
The file was modifiedllvm/test/MC/X86/AlignedBundling/bundle-lock-option-error.s
The file was modifiedllvm/test/CodeGen/Mips/Fast-ISel/double-arg.ll
The file was modifiedllvm/test/CodeGen/Mips/indirect-jump-hazard/unsupported-micromips.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/flat-error-unsupported-gpu-hsa.ll
The file was modifiedllvm/test/CodeGen/RISCV/verify-instr.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout-program-addrspace.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout15.ll
The file was modifiedllvm/test/MC/X86/AlignedBundling/bundle-subtarget-change-error.s
The file was modifiedllvm/test/CodeGen/SPARC/codemodel.ll
The file was modifiedllvm/test/MachineVerifier/test_g_store.mir
The file was modifiedllvm/test/CodeGen/ARM/usat-upper.ll
The file was modifiedllvm/test/CodeGen/Generic/llc-start-stop-instance-errors.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-data.ll
The file was modifiedllvm/test/CodeGen/WebAssembly/offset-atomics.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/read-register-invalid-subtarget.ll
The file was modifiedllvm/test/MC/COFF/section-comdat-conflict2.s
The file was modifiedllvm/test/CodeGen/WebAssembly/cpus.ll
The file was modifiedllvm/test/MachineVerifier/test_g_concat_vectors.mir
The file was modifiedllvm/test/CodeGen/Hexagon/verify-liveness-at-def.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout3.ll
The file was modifiedllvm/test/MachineVerifier/test_g_sextload.mir
The file was modifiedllvm/test/MachineVerifier/verifier-phi-fail0.mir
The file was modifiedllvm/test/MachineVerifier/test_g_trunc.mir
The file was modifiedllvm/test/CodeGen/X86/segmented-stacks.ll
The file was modifiedllvm/test/Object/coff-invalid.test
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsm-pos.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/ext-pos.mir
The file was modifiedllvm/test/MC/ELF/ARM/bss-non-zero-value.s
The file was modifiedllvm/docs/ProgrammersManual.rst
The file was modifiedllvm/test/CodeGen/Generic/llc-start-stop.ll
The file was modifiedllvm/test/MachineVerifier/live-ins-02.mir
The file was modifiedllvm/test/Object/wasm-string-outside-section.test
The file was modifiedllvm/test/CodeGen/AArch64/sve-neg-int-arith-imm-2.ll
The file was modifiedllvm/test/CodeGen/Mips/msa/3r-a.ll
The file was modifiedllvm/test/CodeGen/XCore/section-name.ll
The file was modifiedllvm/test/Assembler/getInt.ll
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/no-neon-no-fp.ll
The file was modifiedllvm/test/CodeGen/X86/expand-integer-x86_64-intrinsic-error.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout10.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextu-pos-size.mir
The file was modifiedllvm/test/CodeGen/Mips/indirect-jump-hazard/unsupported-mips32.ll
The file was modifiedllvm/test/CodeGen/X86/macho-comdat.ll
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-04.ll
The file was modifiedllvm/test/CodeGen/ARM/ssat-lower.ll
The file was modifiedllvm/test/CodeGen/BPF/sdiv_error.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout23.ll
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-01.ll
The file was modifiedllvm/test/MachineVerifier/test_g_jump_table.mir
The file was modifiedllvm/test/CodeGen/PowerPC/aix-user-defined-memcpy.ll
The file was modifiedllvm/test/MachineVerifier/test_g_fconstant.mir
The file was modifiedllvm/test/MachineVerifier/verifier-generic-extend-truncate.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout1.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/lds-zero-initializer.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout14.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/read-register-invalid-type-i64.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-illegal-copy.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-2.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/ins-size.mir
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-02.ll
The file was modifiedllvm/test/MC/ELF/common-error3.s
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-07.ll
The file was modifiedlld/test/ELF/lto/ltopasses-custom.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-unmerge-values-xfail.mir
The file was modifiedllvm/test/CodeGen/X86/equiv_with_vardef.ll
The file was modifiedllvm/include/llvm/Support/ErrorHandling.h
The file was modifiedllvm/test/MC/COFF/section-comdat-conflict.s
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-06.ll
The file was modifiedllvm/test/MachineVerifier/verify-regbankselected.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/ins-pos.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout20.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-trampoline.ll
The file was modifiedllvm/test/Transforms/BlockExtractor/invalid-line.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-lcomm.ll
The file was modifiedllvm/test/CodeGen/RISCV/target-abi-valid.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextm-size.mir
The file was modifiedllvm/test/CodeGen/X86/clwb.ll
The file was modifiedllvm/test/CodeGen/PowerPC/named-reg-alloc-r2.ll
The file was modifiedllvm/test/MC/Mips/micromips64r6-unsupported.s
The file was modifiedllvm/test/CodeGen/RISCV/interrupt-attr-args-error.ll
The file was modifiedllvm/test/Object/wasm-invalid-file.yaml
The file was modifiedllvm/test/CodeGen/ARM/named-reg-notareg.ll
The file was modifiedllvm/test/CodeGen/Mips/interrupt-attr-64-error.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout22.ll
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-07.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dins-pos.mir
The file was modifiedllvm/test/CodeGen/NVPTX/alias.ll
The file was modifiedllvm/test/MachineVerifier/test_g_icmp.mir
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-toc.ll
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-05.ll
The file was modifiedllvm/test/CodeGen/Mips/mips64r6/compatibility.ll
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-04.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsu-pos.mir
The file was modifiedllvm/test/CodeGen/PowerPC/codemodel.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/cc-sgpr-over-limit.ll
The file was modifiedllvm/test/MachineVerifier/test_g_extract.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsu-size.mir
The file was modifiedllvm/test/CodeGen/PowerPC/lower-globaladdr32-aix.ll
The file was modifiedllvm/test/CodeGen/PowerPC/named-reg-alloc-r0.ll
The file was modifiedllvm/test/MachineVerifier/verifier-implicit-virtreg-invalid-physreg-liveness.mir
The file was modifiedllvm/test/CodeGen/SystemZ/codemodel.ll
The file was modifiedllvm/test/MC/X86/check-end-of-data-region.s
The file was modifiedllvm/test/MachineVerifier/test_g_addrspacecast.mir
The file was modifiedllvm/test/CodeGen/Mips/Fast-ISel/fast-isel-softfloat-lower-args.ll
The file was modifiedllvm/test/MachineVerifier/test_g_ptrtoint.mir
The file was modifiedllvm/test/MC/Mips/micromips64-unsupported.s
The file was modifiedllvm/lib/Support/ErrorHandling.cpp
The file was modifiedllvm/test/CodeGen/ARM/usat-lower.ll
The file was modifiedllvm/test/CodeGen/Mips/cpus-no-mips64.ll
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-03.ll
The file was modifiedllvm/test/CodeGen/XCore/alignment.ll
The file was modifiedllvm/test/CodeGen/X86/llc-print-machineinstrs.mir
The file was modifiedllvm/test/CodeGen/WebAssembly/tls-general-dynamic.ll
The file was modifiedllvm/test/MachineVerifier/test_phis_precede_nonphis.mir
The file was modifiedllvm/test/Assembler/datalayout-invalid-stack-natural-alignment.ll
The file was modifiedllvm/test/MachineVerifier/test_g_merge_values.mir
The file was modifiedllvm/test/MachineVerifier/test_g_insert.mir
The file was modifiedllvm/test/CodeGen/AArch64/arm64-tls-dynamics.ll
The file was modifiedllvm/test/CodeGen/Mips/indirect-jump-hazard/guards-verify-tailcall.mir
The file was modifiedclang/unittests/libclang/CrashTests/LibclangCrashTest.cpp
The file was modifiedllvm/test/CodeGen/AMDGPU/verify-sop.mir
The file was modifiedllvm/test/CodeGen/SystemZ/mnop-mcount-02.ll
The file was modifiedllvm/test/CodeGen/X86/cpus-intel-no-x86_64.ll
The file was modifiedllvm/test/CodeGen/RISCV/interrupt-attr-ret-error.ll
The file was modifiedllvm/test/MachineVerifier/test_copy_mismatch_types.mir
The file was modifiedllvm/test/CodeGen/X86/nonconst-static-iv.ll
The file was modifiedllvm/test/MC/X86/AlignedBundling/unlock-without-lock-error.s
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/call-translator-musttail.ll
The file was modifiedllvm/test/MachineVerifier/test_g_intrinsic_w_side_effects.mir
The file was modifiedllvm/test/Object/invalid.test
The file was modifiedllvm/test/MachineVerifier/test_g_shuffle_vector.mir
The file was modifiedllvm/test/MachineVerifier/verifier-generic-types-1.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/lds-initializer.ll
The file was modifiedllvm/test/Bitcode/invalid.test
The file was modifiedllvm/test/DebugInfo/COFF/types-recursive-unnamed.ll
The file was modifiedllvm/test/CodeGen/ARM/stc2.ll
The file was modifiedllvm/test/MachineVerifier/test_g_dyn_stackalloc.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout17.ll
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-02.ll
The file was modifiedllvm/test/tools/llvm-lto2/X86/pipeline.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dins-size.mir
The file was modifiedllvm/test/MachineVerifier/verifier-pseudo-terminators.mir
The file was modifiedllvm/test/CodeGen/PowerPC/aix-byval-param.ll
The file was modifiedllvm/test/MachineVerifier/test_g_fcmp.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dins-pos-size.mir
The file was modifiedllvm/test/MC/PowerPC/ppc64-localentry-error2.s
The file was modifiedllvm/test/CodeGen/Hexagon/misaligned-const-load.ll
The file was modifiedllvm/test/CodeGen/NVPTX/fcos-no-fast-math.ll
The file was modifiedllvm/test/CodeGen/PowerPC/named-reg-alloc-r2-64.ll
The file was modifiedllvm/test/MC/ELF/section-numeric-invalid-type.s
The file was modifiedllvm/test/CodeGen/ARM/named-reg-alloc.ll
The file was modifiedllvm/test/CodeGen/X86/equiv_with_fndef.ll
The file was modifiedllvm/test/MC/X86/reloc-bss.s
The file was modifiedllvm/test/CodeGen/PowerPC/lower-globaladdr64-aix.ll
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-1.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsm-pos-size.mir
The file was modifiedllvm/test/MC/WebAssembly/data-symbol-in-text-section.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/at-least-one-def-value-assert.mir
The file was modifiedllvm/test/MachineVerifier/test_g_add.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout16.ll
The file was modifiedllvm/test/CodeGen/NVPTX/libcall-instruction.ll
The file was modifiedllvm/test/CodeGen/X86/read-fp-no-frame-pointer.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-nest-param.ll
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-06.ll
The file was modifiedllvm/test/CodeGen/Mips/cpus.ll
The file was modifiedllvm/test/CodeGen/X86/cpus-amd-no-x86_64.ll
The file was modifiedllvm/test/CodeGen/NVPTX/fsin-no-fast-math.ll
The file was modifiedllvm/test/CodeGen/Lanai/codemodel.ll
The file was modifiedllvm/test/CodeGen/NVPTX/global-ctor.ll
The file was modifiedllvm/test/MC/Disassembler/AMDGPU/si-support.txt
The file was modifiedllvm/test/CodeGen/Mips/instverify/dext-pos.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-jump-table.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout19.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout9.ll
The file was modifiedllvm/test/CodeGen/ARM/special-reg-v8m-main.ll
The file was modifiedllvm/test/CodeGen/Generic/opt-codegen-no-target-machine.ll
The file was modifiedllvm/test/MachineVerifier/verify-regops.mir
The file was modifiedllvm/test/CodeGen/SPARC/sret-secondary.ll
The file was modifiedllvm/test/CodeGen/X86/coff-comdat3.ll
The file was modifiedllvm/test/MachineVerifier/test_g_inttoptr.mir
The file was modifiedllvm/test/MC/PowerPC/ppc64-localentry-error1.s
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-08.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/call-to-kernel-undefined.ll
The file was modifiedllvm/test/MachineVerifier/test_g_bitcast.mir
The file was modifiedllvm/test/CodeGen/AArch64/arm64-named-reg-notareg.ll
The file was modifiedllvm/test/MC/Mips/nooddspreg-cmdarg.s
The file was modifiedllvm/test/Transforms/GCOVProfiling/version.ll
The file was modifiedllvm/test/CodeGen/BPF/xadd.ll
The file was modifiedllvm/test/MC/X86/invalid-sleb.s
The file was modifiedllvm/test/CodeGen/Mips/msa/immediates-bad.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout24.ll
The file was modifiedllvm/test/MC/PowerPC/pr24686.s
The file was modifiedllvm/test/CodeGen/MIR/X86/tied-physical-regs-match.mir
The file was modifiedllvm/test/CodeGen/X86/cfi-inserter-verify-inconsistent-offset.mir
The file was modifiedllvm/test/MachineVerifier/test_g_brjt.mir
The file was modifiedllvm/test/MC/X86/AlignedBundling/bundle-group-too-large-error.s
The file was modifiedllvm/test/MachineVerifier/live-ins-01.mir
The file was modifiedllvm/test/CodeGen/ARM/special-reg-acore.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsm-size.mir
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-data-only-notoc.ll
The file was modifiedllvm/test/CodeGen/RISCV/interrupt-attr-invalid.ll
The file was modifiedllvm/test/CodeGen/RISCV/rv32e.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-named-reg-alloc.ll
The file was modifiedllvm/test/MachineVerifier/test_copy.mir
The file was modifiedclang-tools-extra/test/clang-tidy/infrastructure/empty-database.cpp
The file was modifiedllvm/test/Assembler/datalayout-invalid-function-ptr-alignment.ll
The file was modifiedllvm/test/CodeGen/Hexagon/misaligned-const-store.ll
The file was modifiedllvm/test/CodeGen/AArch64/tiny_supported.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/call-to-kernel.ll
The file was modifiedllvm/test/MachineVerifier/test_g_intrinsic.mir
The file was modifiedllvm/test/CodeGen/ARM/codemodel.ll
The file was modifiedllvm/test/MC/MachO/variable-errors.s
The file was modifiedllvm/test/CodeGen/SPARC/fail-alloca-align.ll
The file was modifiedllvm/test/CodeGen/X86/inalloca-regparm.ll
Commit 1e89fb947ed1f8042e13b5840751b73b18cd6534 by Vedant Kumar
debugserver: Cut dependency on intrinsics_gen
debugserver does not depend on intrinsics_gen or on llvm.
The file was modifiedlldb/tools/debugserver/source/CMakeLists.txt
Commit 6e24c6037f7921923fdc4584eb4fce889cc1745e by Yuanfang Chen
Revert "[Support] make report_fatal_error `abort` instead of `exit`"
This reverts commit 647c3f4e47de8a850ffcaa897db68702d8d2459a.
Got bots failure from sanitizer-windows and maybe others.
The file was modifiedllvm/test/Bitcode/invalid.test
The file was modifiedllvm/test/MC/X86/invalid-sleb.s
The file was modifiedllvm/test/CodeGen/X86/equiv_with_vardef.ll
The file was modifiedllvm/test/MachineVerifier/test_g_icmp.mir
The file was modifiedllvm/test/MachineVerifier/test_g_bitcast.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextm-pos-size.mir
The file was modifiedllvm/test/CodeGen/X86/nonconst-static-iv.ll
The file was modifiedllvm/test/MachineVerifier/test_copy_mismatch_types.mir
The file was modifiedllvm/test/CodeGen/MIR/X86/machine-verifier.mir
The file was modifiedclang-tools-extra/test/clang-tidy/infrastructure/empty-database.cpp
The file was modifiedllvm/test/CodeGen/Mips/instverify/ext-pos.mir
The file was modifiedllvm/test/CodeGen/RISCV/interrupt-attr-args-error.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-jump-table.mir
The file was modifiedllvm/test/MachineVerifier/test_g_ptrtoint.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout13.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/cc-sgpr-over-limit.ll
The file was modifiedllvm/test/Transforms/FunctionImport/not-prevailing.ll
The file was modifiedllvm/test/CodeGen/BPF/xadd.ll
The file was modifiedllvm/test/MachineVerifier/verifier-generic-extend-truncate.mir
The file was modifiedllvm/test/CodeGen/PowerPC/lower-globaladdr32-aix.ll
The file was modifiedllvm/test/tools/llvm-readobj/COFF/arm64-win-error2.s
The file was modifiedllvm/test/Object/elf-invalid-phdr.test
The file was modifiedllvm/test/MachineVerifier/test_g_store.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-illegal-copy.mir
The file was modifiedllvm/test/CodeGen/PowerPC/aix-byval-param.ll
The file was modifiedllvm/test/CodeGen/PowerPC/named-reg-alloc-r2-64.ll
The file was modifiedllvm/test/CodeGen/ARM/special-reg-acore.ll
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-02.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout18.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/read-register-invalid-subtarget.ll
The file was modifiedllvm/test/MachineVerifier/test_g_load.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dins-pos-size.mir
The file was modifiedllvm/test/Object/wasm-invalid-file.yaml
The file was modifiedllvm/test/MachineVerifier/test_g_sextload.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout8.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout10.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-data-only-notoc.ll
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/avoid-matchtable-crash.mir
The file was modifiedllvm/test/MachineVerifier/test_g_select.mir
The file was modifiedllvm/test/MC/MachO/variable-errors.s
The file was modifiedllvm/test/CodeGen/SystemZ/mnop-mcount-02.ll
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-1.mir
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-rodata.ll
The file was modifiedllvm/test/MachineVerifier/test_g_intrinsic_w_side_effects.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextm-pos.mir
The file was modifiedllvm/test/MachineVerifier/verifier-implicit-virtreg-invalid-physreg-liveness.mir
The file was modifiedllvm/test/Transforms/GCOVProfiling/version.ll
The file was modifiedllvm/test/MachineVerifier/verify-selected.mir
The file was modifiedllvm/test/CodeGen/X86/clwb.ll
The file was modifiedllvm/test/MachineVerifier/test_g_fconstant.mir
The file was modifiedllvm/test/CodeGen/ARM/named-reg-alloc.ll
The file was modifiedllvm/test/CodeGen/Hexagon/misaligned-const-load.ll
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-07.ll
The file was modifiedllvm/test/CodeGen/Generic/opt-codegen-no-target-machine.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsu-size.mir
The file was modifiedllvm/test/MC/COFF/section-comdat-conflict2.s
The file was modifiedllvm/test/CodeGen/Mips/mips64r6/compatibility.ll
The file was modifiedllvm/test/MachineVerifier/test_phis_precede_nonphis.mir
The file was modifiedllvm/test/Assembler/datalayout-invalid-stack-natural-alignment.ll
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-04.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/lds-zero-initializer.ll
The file was modifiedllvm/test/MachineVerifier/test_g_constant.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/flat-error-unsupported-gpu-hsa.ll
The file was modifiedllvm/test/MC/ARM/Windows/invalid-relocation.s
The file was modifiedllvm/test/CodeGen/NVPTX/fcos-no-fast-math.ll
The file was modifiedllvm/test/MachineVerifier/test_memccpy_intrinsics.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsu-pos.mir
The file was modifiedllvm/test/MachineVerifier/test_g_concat_vectors.mir
The file was modifiedllvm/test/CodeGen/WebAssembly/tls-general-dynamic.ll
The file was modifiedllvm/test/Object/coff-invalid.test
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-03.ll
The file was modifiedllvm/test/MachineVerifier/live-ins-03.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dins-pos.mir
The file was modifiedllvm/test/MachineVerifier/verifier-phi-fail0.mir
The file was modifiedllvm/test/MC/X86/AlignedBundling/switch-section-locked-error.s
The file was modifiedllvm/test/MC/PowerPC/ppc64-localentry-error1.s
The file was modifiedllvm/test/MachineVerifier/test_g_trunc.mir
The file was modifiedllvm/test/CodeGen/AArch64/tiny_supported.ll
The file was modifiedllvm/test/MachineVerifier/test_g_dyn_stackalloc.mir
The file was modifiedllvm/test/MC/ELF/ARM/bss-non-zero-value.s
The file was modifiedllvm/test/CodeGen/ARM/ldc2l.ll
The file was modifiedllvm/test/CodeGen/X86/codemodel.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-toc.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout1.ll
The file was modifiedllvm/test/CodeGen/NVPTX/fsin-no-fast-math.ll
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-05.ll
The file was modifiedllvm/test/CodeGen/Lanai/codemodel.ll
The file was modifiedllvm/test/MC/WebAssembly/blockaddress.ll
The file was modifiedllvm/test/CodeGen/RISCV/get-register-invalid.ll
The file was modifiedllvm/test/CodeGen/ARM/usat-lower.ll
The file was modifiedllvm/test/CodeGen/X86/segmented-stacks.ll
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-05.ll
The file was modifiedllvm/test/CodeGen/X86/equiv_with_fndef.ll
The file was addedllvm/test/Other/close-stderr.ll
The file was modifiedllvm/test/Transforms/BlockExtractor/invalid-block.ll
The file was modifiedllvm/test/CodeGen/ARM/ssat-upper.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/ext-pos-size.mir
The file was modifiedllvm/test/CodeGen/ARM/ssat-lower.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dext-pos.mir
The file was modifiedllvm/test/CodeGen/X86/invalid-liveness.mir
The file was modifiedllvm/test/Object/invalid.test
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-data.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.gws.sema.release.all.ll
The file was modifiedllvm/test/CodeGen/X86/nonconst-static-ev.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout4.ll
The file was modifiedllvm/test/CodeGen/ARM/named-reg-notareg.ll
The file was modifiedllvm/test/CodeGen/MIR/X86/tied-physical-regs-match.mir
The file was modifiedllvm/test/MachineVerifier/test_g_sext_inreg.mir
The file was modifiedlld/test/ELF/lto/ltopasses-custom.ll
The file was modifiedllvm/test/MC/COFF/section-comdat-conflict.s
The file was modifiedllvm/test/CodeGen/ARM/codemodel.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-tls-initial-exec.ll
The file was modifiedllvm/test/CodeGen/X86/read-fp-no-frame-pointer.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout14.ll
The file was modifiedllvm/test/MC/Mips/nooddspreg-cmdarg.s
The file was modifiedllvm/test/CodeGen/Mips/interrupt-attr-error.ll
The file was modifiedllvm/test/CodeGen/Mips/Fast-ISel/fast-isel-softfloat-lower-args.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/at-least-one-def-value-assert.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout-alloca-addrspace.ll
The file was modifiedllvm/test/MachineVerifier/test_g_phi.mir
The file was modifiedllvm/test/CodeGen/Mips/msa/3r-a.ll
The file was modifiedllvm/test/MachineVerifier/test_g_build_vector_trunc.mir
The file was modifiedllvm/test/MachineVerifier/verify-regops.mir
The file was modifiedllvm/test/CodeGen/AArch64/arm64-named-reg-alloc.ll
The file was modifiedllvm/test/MC/ARM/AlignedBundling/illegal-subtarget-change.s
The file was modifiedllvm/test/CodeGen/Mips/instverify/ins-size.mir
The file was modifiedllvm/test/MC/X86/AlignedBundling/bundle-lock-option-error.s
The file was modifiedllvm/test/CodeGen/X86/llc-print-machineinstrs.mir
The file was modifiedllvm/test/MachineVerifier/test_g_extract.mir
The file was modifiedllvm/test/MachineVerifier/test_g_zextload.mir
The file was modifiedllvm/test/CodeGen/X86/cfi-inserter-verify-inconsistent-offset.mir
The file was modifiedllvm/test/CodeGen/Mips/mips32r6/compatibility.ll
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-2.mir
The file was modifiedllvm/test/CodeGen/X86/expand-integer-x86_64-intrinsic-error.ll
The file was modifiedllvm/test/Object/wasm-string-outside-section.test
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-06.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsm-size.mir
The file was modifiedllvm/test/CodeGen/X86/cfi-inserter-verify-inconsistent-register.mir
The file was modifiedllvm/test/MachineVerifier/verify-regbankselected.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout15.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout9.ll
The file was modifiedllvm/test/CodeGen/ARM/special-reg-mcore.ll
The file was modifiedllvm/test/MachineVerifier/test_g_intrinsic.mir
The file was modifiedllvm/test/MachineVerifier/test_g_inttoptr.mir
The file was modifiedllvm/test/MachineVerifier/verifier-generic-types-1.mir
The file was modifiedllvm/test/MachineVerifier/test_g_brjt.mir
The file was modifiedllvm/test/Transforms/InstCombine/limit-max-iterations.ll
The file was modifiedllvm/test/CodeGen/RISCV/target-abi-valid.ll
The file was modifiedllvm/test/CodeGen/Mips/indirect-jump-hazard/unsupported-micromips.ll
The file was modifiedllvm/test/MC/ELF/common-error3.s
The file was modifiedllvm/test/CodeGen/SystemZ/mverify-optypes.mir
The file was modifiedllvm/test/CodeGen/X86/cpus-no-x86_64.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/call-to-kernel-undefined.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/verify-sop.mir
The file was modifiedllvm/test/CodeGen/PowerPC/aix-cc-altivec.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-stackargs.ll
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/no-neon-no-fp.ll
The file was modifiedllvm/test/CodeGen/ARM/usat-upper.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextm-size.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/branch-relax-spill.ll
The file was modifiedllvm/test/CodeGen/PowerPC/codemodel.ll
The file was modifiedllvm/test/Assembler/getInt.ll
The file was modifiedllvm/test/MC/PowerPC/pr24686.s
The file was modifiedllvm/test/MachineVerifier/test_g_merge_values.mir
The file was modifiedllvm/test/CodeGen/ARM/special-reg-v8m-main.ll
The file was modifiedllvm/test/CodeGen/WebAssembly/exception.ll
The file was modifiedllvm/test/CodeGen/Mips/Fast-ISel/double-arg.ll
The file was modifiedllvm/test/MachineVerifier/test_g_insert.mir
The file was modifiedllvm/test/CodeGen/RISCV/rv32e.ll
The file was modifiedllvm/test/CodeGen/PowerPC/named-reg-alloc-r0.ll
The file was modifiedllvm/test/CodeGen/RISCV/verify-instr.mir
The file was modifiedllvm/test/DebugInfo/COFF/types-recursive-unnamed.ll
The file was modifiedllvm/test/CodeGen/Mips/indirect-jump-hazard/guards-verify-call.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout3.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsm-pos.mir
The file was modifiedllvm/test/CodeGen/NVPTX/global-ctor.ll
The file was modifiedllvm/test/MachineVerifier/test_g_shuffle_vector.mir
The file was modifiedllvm/test/MC/X86/AlignedBundling/bundle-subtarget-change-error.s
The file was modifiedllvm/test/Assembler/invalid-datalayout11.ll
The file was modifiedllvm/test/MachineVerifier/test_copy.mir
The file was modifiedllvm/test/MachineVerifier/test_g_build_vector.mir
The file was modifiedllvm/test/CodeGen/WebAssembly/clear-cache.ll
The file was modifiedllvm/test/CodeGen/Generic/llc-start-stop-instance-errors.ll
The file was modifiedllvm/test/MachineVerifier/test_g_add.mir
The file was modifiedllvm/test/CodeGen/SPARC/fail-alloca-align.ll
The file was modifiedllvm/test/CodeGen/NVPTX/libcall-instruction.ll
The file was modifiedllvm/test/Transforms/BlockExtractor/invalid-line.ll
The file was modifiedllvm/test/CodeGen/X86/inalloca-regparm.ll
The file was modifiedllvm/test/CodeGen/RISCV/mattr-invalid-combination.ll
The file was modifiedllvm/test/MachineVerifier/test_g_ptr_add.mir
The file was modifiedllvm/test/MachineVerifier/live-ins-01.mir
The file was modifiedllvm/test/Assembler/datalayout-invalid-function-ptr-alignment.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-tls-dynamics.ll
The file was modifiedllvm/test/Bitcode/function-default-address-spaces.ll
The file was modifiedllvm/test/CodeGen/BPF/sdiv_error.ll
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-08.ll
The file was modifiedllvm/test/MC/X86/AlignedBundling/lock-without-bundle-mode-error.s
The file was modifiedllvm/test/MachineVerifier/verifier-generic-types-2.mir
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-02.ll
The file was modifiedllvm/test/CodeGen/XCore/codemodel.ll
The file was modifiedllvm/test/CodeGen/SPARC/codemodel.ll
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-07.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-neg-int-arith-imm.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/div_i128.ll
The file was modifiedllvm/test/CodeGen/X86/label-redefinition.ll
The file was modifiedllvm/test/MC/ELF/section-numeric-invalid-type.s
The file was modifiedllvm/test/Assembler/invalid-datalayout21.ll
The file was modifiedllvm/test/MC/Mips/micromips64-unsupported.s
The file was modifiedllvm/test/CodeGen/RISCV/interrupt-attr-invalid.ll
The file was modifiedclang/unittests/libclang/CrashTests/LibclangCrashTest.cpp
The file was modifiedllvm/test/MC/X86/encoder-fail.s
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-01.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-named-reg-notareg.ll
The file was modifiedllvm/test/MC/X86/reloc-bss.s
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/lds-zero-initializer.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout12.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout5.ll
The file was modifiedllvm/test/CodeGen/PowerPC/named-reg-alloc-r2.ll
The file was modifiedllvm/test/MC/X86/AlignedBundling/unlock-without-lock-error.s
The file was modifiedllvm/test/tools/llvm-readobj/COFF/arm64-many-epilogs.s
The file was modifiedllvm/test/CodeGen/AArch64/sve-neg-int-arith-imm-2.ll
The file was modifiedllvm/test/CodeGen/SystemZ/mrecord-mcount-02.ll
The file was modifiedllvm/test/CodeGen/ARM/special-reg-v8m-base.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextu-pos-size.mir
The file was modifiedllvm/test/CodeGen/PowerPC/lower-globaladdr64-aix.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout17.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-xchg-flat.mir
The file was modifiedllvm/test/CodeGen/PowerPC/aix-user-defined-memcpy.ll
The file was modifiedllvm/test/CodeGen/AArch64/fast-isel-sp-adjust.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/call-to-kernel.ll
The file was modifiedllvm/test/MC/WebAssembly/data-symbol-in-text-section.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/ext-size.mir
The file was modifiedllvm/test/CodeGen/SystemZ/codemodel.ll
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-03.ll
The file was modifiedllvm/test/CodeGen/X86/macho-comdat.ll
The file was modifiedllvm/test/CodeGen/Mips/cpus.ll
The file was modifiedllvm/test/MC/Disassembler/AMDGPU/si-support.txt
The file was modifiedllvm/test/MC/PowerPC/ppc64-localentry-error2.s
The file was modifiedllvm/test/Bitcode/invalid-functionptr-align.ll
The file was modifiedllvm/test/MachineVerifier/test_g_jump_table.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout-program-addrspace.ll
The file was modifiedllvm/test/CodeGen/RISCV/get-register-reserve.ll
The file was modifiedllvm/test/CodeGen/Hexagon/misaligned-const-store.ll
The file was modifiedllvm/test/CodeGen/X86/coff-comdat3.ll
The file was modifiedllvm/test/CodeGen/Mips/interrupt-attr-args-error.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout20.ll
The file was modifiedllvm/test/CodeGen/ARM/ssat-v4t.ll
The file was modifiedllvm/test/Other/optimization-remarks-inline.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/read-register-invalid-type-i64.ll
The file was modifiedllvm/test/CodeGen/WebAssembly/offset-atomics.ll
The file was modifiedllvm/lib/Support/ErrorHandling.cpp
The file was modifiedllvm/test/CodeGen/Mips/fp64a.ll
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/arm64-fallback.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-trampoline.ll
The file was modifiedllvm/test/MachineVerifier/test_g_fcmp.mir
The file was modifiedllvm/test/CodeGen/Mips/fpxx.ll
The file was modifiedllvm/test/MachineVerifier/verifier-pseudo-terminators.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout23.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout7.ll
The file was modifiedllvm/test/CodeGen/Hexagon/verify-liveness-at-def.mir
The file was modifiedllvm/test/CodeGen/NVPTX/global-dtor.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-nand.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-unmerge-values-xfail.mir
The file was modifiedllvm/test/CodeGen/ARM/stc2.ll
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-06.ll
The file was modifiedllvm/test/CodeGen/ARM/usat-v4t.ll
The file was modifiedllvm/test/CodeGen/RISCV/interrupt-attr-ret-error.ll
The file was modifiedllvm/test/MachineVerifier/live-ins-02.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextu-size.mir
The file was modifiedllvm/include/llvm/Support/ErrorHandling.h
The file was modifiedllvm/test/CodeGen/X86/AppendingLinkage.ll
The file was modifiedllvm/test/CodeGen/RISCV/musttail-call.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout2.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dins-size.mir
The file was modifiedllvm/test/CodeGen/Mips/indirect-jump-hazard/unsupported-mips32.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-lcomm.ll
The file was modifiedllvm/test/CodeGen/WebAssembly/cpus.ll
The file was modifiedllvm/docs/ProgrammersManual.rst
The file was modifiedllvm/test/TableGen/HwModeSelect.td
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-04.ll
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/call-translator-musttail.ll
The file was modifiedllvm/test/CodeGen/ARM/machine-verifier.mir
The file was modifiedllvm/test/CodeGen/X86/named-reg-alloc.ll
The file was modifiedllvm/test/CodeGen/X86/coff-comdat2.ll
The file was modifiedllvm/test/CodeGen/Mips/msa/immediates-bad.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-nest-param.ll
The file was modifiedllvm/test/CodeGen/PowerPC/ppc64-icbt-pwr7.ll
The file was modifiedllvm/test/CodeGen/NVPTX/alias.ll
The file was modifiedllvm/test/CodeGen/Mips/micromips64-unsupported.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout6.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextu-pos.mir
The file was modifiedllvm/test/CodeGen/X86/fast-isel-args-fail2.ll
The file was modifiedllvm/test/CodeGen/Mips/interrupt-attr-64-error.ll
The file was modifiedllvm/test/LTO/X86/attrs.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout24.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/ins-pos-size.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsu-pos-size.mir
The file was modifiedllvm/test/CodeGen/X86/cpus-intel-no-x86_64.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/lds-initializer.ll
The file was modifiedllvm/test/CodeGen/XCore/section-name.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/ins-pos.mir
The file was modifiedllvm/test/tools/llvm-lto2/X86/pipeline.ll
The file was modifiedllvm/test/MachineVerifier/test_g_addrspacecast.mir
The file was modifiedllvm/test/CodeGen/Mips/cpus-no-mips64.ll
The file was modifiedllvm/test/CodeGen/SPARC/sret-secondary.ll
The file was modifiedllvm/test/MC/RISCV/mattr-invalid-combination.s
The file was modifiedllvm/test/CodeGen/NVPTX/libcall-intrinsic.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dext-size.mir
The file was modifiedllvm/test/MC/Mips/micromips64r6-unsupported.s
The file was modifiedllvm/test/MC/X86/AlignedBundling/bundle-group-too-large-error.s
The file was modifiedllvm/test/CodeGen/AMDGPU/read-register-invalid-type-i32.ll
The file was modifiedllvm/test/CodeGen/X86/cpus-amd-no-x86_64.ll
The file was modifiedllvm/test/CodeGen/X86/named-reg-notareg.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout22.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout19.ll
The file was modifiedllvm/test/CodeGen/Mips/indirect-jump-hazard/guards-verify-tailcall.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsm-pos-size.mir
The file was modifiedllvm/test/Transforms/BlockExtractor/invalid-function.ll
The file was modifiedllvm/test/MC/X86/check-end-of-data-region.s
The file was modifiedllvm/test/CodeGen/Generic/llc-start-stop.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout16.ll
The file was modifiedllvm/test/CodeGen/XCore/alignment.ll
Commit 77eb1b8f63c120f90ba529a5da2d392e165a4bc4 by arsenm2
llc: Don't overwrite frame-pointer attribute
Continue making command line flags with matching attribute behavior
consistent.
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/tail-call-no-save-fp-lr.ll
The file was addedllvm/test/Other/opt-override-frame-pointer.ll
The file was modifiedllvm/test/CodeGen/AArch64/aarch64-fix-cortex-a53-835769.ll
The file was modifiedllvm/test/CodeGen/X86/fp-elim.ll
The file was modifiedllvm/test/CodeGen/AArch64/machine-outliner.mir
The file was modifiedllvm/include/llvm/CodeGen/CommandFlags.inc
The file was modifiedllvm/test/CodeGen/ARM/disable-fp-elim.ll
Commit cd9e5c32302cd3b34b796683eedb072c6a1cfdc1 by jingham
Fix the macos build after D71575.
size_t and uint64_t are spelled slightly differently on macOS, which was
causing the compiler to error out calling std::min - since the two types
have to be the same.
I fixed this by casting the uint64_t computation to a size_t.  That's
probably not the cleanest solution, but it gets us back to building.
The file was modifiedlldb/source/Plugins/ObjectFile/wasm/ObjectFileWasm.cpp
Commit bff9f84dc85b2b4ef0d5efe2691d3411d2abcb60 by craig.topper
[X86] Add 32-bit mode sse1 command line to scalar-int-to-fp.ll. NFC
The file was modifiedllvm/test/CodeGen/X86/scalar-int-to-fp.ll
Commit e4454479212b28532909e0a0782b0102e9bcd1c4 by craig.topper
[X86] When handling i64->f32 sint_to_fp on 32-bit targets only bitcast
to f64 if sse2 is enabled.
The code is trying to copy the i64 value to an xmm register to use a
64-bit store so that the 64-bit fild can benefit from store forwarding.
But this trick only works if f64 is going to be stored in an XMM
register. If we only have SSE1 then only float is in xmm register. So
this trick just causes 2 stores i32 stores, an f64 load into the x87, an
f64 from x87, and a 64-bit fild. So we end up with an extra stack
temporary and still didn't get store forwarding.
We might be able to use v2f32 here instead, but I didn't check. I just
wanted the code to make sense.
Found by inspection as I continue to stare too hard at our int_to_fp
conversions.
The file was modifiedllvm/lib/Target/X86/X86ISelLowering.cpp
The file was modifiedllvm/test/CodeGen/X86/scalar-int-to-fp.ll
Commit 154cd6de513e1e9ce794ba2d1eae1647c873f812 by wmi
[SampleFDO] Fix invalid branch profile generated by indirect call
promotion.
Suppose an inline instance has hot total sample count but 0 entry count,
and it is an indirect call target. If the indirect call has no other
call target and inline instance associated with it and it is promoted,
currently the conditional branch generated by indirect call promotion
will have invalid branch profile which is !{!"branch_weights", i32 0,
i32 0} -- because the entry count of the promoted target is 0 and the
total entry count of all targets is also 0. This caused a SEGV in
Control Height Reduction and may cause problem in other passes.
Function entry count of an inline instance is computed by a heuristic --
using either the sample of the starting line or starting inner inline
instance. The patch changes the heuristic a little bit so that when
total sample count is larger than 0, the computed entry count will be at
least 1. Then the new branch profile will be !{!"branch_weights", i32 1,
i32 0}.
Differential Revision: https://reviews.llvm.org/D72790
The file was modifiedllvm/test/Transforms/SampleProfile/indirect-call.ll
The file was modifiedllvm/test/Transforms/SampleProfile/inline-callee-update.ll
The file was modifiedllvm/test/Transforms/SampleProfile/Inputs/indirect-call.prof
The file was modifiedllvm/include/llvm/ProfileData/SampleProf.h
The file was modifiedllvm/test/Transforms/SampleProfile/Inputs/indirect-call.compact.afdo
Commit 45d70806f4386adfb62b0d75949a8aad58e0576f by richard
PR42694 Support explicit(bool) in older language modes as an extension.
This needs somewhat careful disambiguation, as C++2a explicit(bool) is a
breaking change. We only enable it in cases where the source construct
could not possibly be anything else.
The file was modifiedclang/lib/Parse/Parser.cpp
The file was modifiedclang/include/clang/Parse/Parser.h
The file was modifiedclang/test/SemaCXX/cxx2a-explicit-bool.cpp
The file was modifiedclang/include/clang/Basic/DiagnosticParseKinds.td
The file was modifiedclang/lib/Parse/ParseTentative.cpp
The file was modifiedclang/lib/Parse/ParseDecl.cpp
Commit b54a50f52e9427f250c192a8618b881732e5d7a4 by Jonas Devlieghere
[lldb/Reproducers] Extract function for reading environment override
(NFC)
Create a helper function for reading reproducer overrides from
environment variables.
The file was modifiedlldb/source/Utility/Reproducer.cpp
Commit c378e52cb9d1197bd828008ffdeaf3cebdca1506 by arsenm2
Set some fast math attributes in setFunctionAttributes
This will provide a more consistent view to codegen for these
attributes. The current system is somewhat awkward, and the fields in
TargetOptions are reset based on the command line flag if the attribute
isn't set. By forcing these attributes with the flag, there can never be
an inconsistency in the behavior if code directly inspects the attribute
on the function without considering the command line flags.
The file was modifiedllvm/include/llvm/CodeGen/CommandFlags.inc
The file was modifiedllvm/lib/Target/TargetMachine.cpp
Commit 066e817b421e8502a72735988e14713940517aaa by Jonas Devlieghere
[lldb/Reproducers] Add a flag to always generating a reproducer
Add a flag which always generates a reproducer when normally it would be
discarded. This is meant for testing purposes to capture a debugger
session without modification the session itself.
The file was modifiedlldb/tools/driver/Options.td
The file was modifiedlldb/test/Shell/Reproducer/TestDriverOptions.test
The file was modifiedlldb/include/lldb/API/SBReproducer.h
The file was modifiedlldb/include/lldb/Utility/Reproducer.h
The file was modifiedlldb/source/API/SBReproducer.cpp
The file was modifiedlldb/source/Utility/Reproducer.cpp
The file was modifiedlldb/tools/driver/Driver.cpp
Commit 8fdafb7dced812b2dc0af77f9668bfe23b4ffb0b by chen3.liu
Insert wait instruction after X87 instructions which could raise
float-point exception.
This patch also modify some mayRaiseFPException flag which set in
D68854.
Differential Revision: https://reviews.llvm.org/D72750
The file was modifiedllvm/lib/Target/X86/X86InstrFPStack.td
The file was modifiedllvm/test/CodeGen/X86/constrained-fp80-trunc-ext.ll
The file was addedllvm/lib/Target/X86/X86InsertWait.cpp
The file was modifiedllvm/test/CodeGen/X86/fp128-cast-strict.ll
The file was modifiedllvm/test/CodeGen/X86/vec-strict-inttofp-512.ll
The file was modifiedllvm/test/CodeGen/X86/fp80-strict-scalar-cmp.ll
The file was modifiedllvm/lib/Target/X86/X86TargetMachine.cpp
The file was modifiedllvm/lib/Target/X86/CMakeLists.txt
The file was modifiedllvm/test/CodeGen/X86/fp80-strict-scalar.ll
The file was modifiedllvm/test/CodeGen/X86/fp-strict-libcalls-msvc32.ll
The file was modifiedllvm/test/CodeGen/X86/vec-strict-inttofp-256.ll
The file was modifiedllvm/test/CodeGen/X86/vec-strict-fptoint-128.ll
The file was modifiedllvm/test/CodeGen/X86/vector-constrained-fp-intrinsics.ll
The file was modifiedllvm/test/CodeGen/X86/fp-strict-scalar-fptoint.ll
The file was modifiedllvm/test/CodeGen/X86/O3-pipeline.ll
The file was modifiedllvm/test/CodeGen/X86/fp-strict-scalar.ll
The file was modifiedllvm/test/CodeGen/X86/fp-intrinsics.ll
The file was modifiedllvm/test/CodeGen/X86/fp-strict-scalar-inttofp.ll
The file was modifiedllvm/test/CodeGen/X86/vec-strict-fptoint-256.ll
The file was modifiedllvm/test/CodeGen/X86/vec-strict-fptoint-512.ll
The file was modifiedllvm/lib/Target/X86/X86FloatingPoint.cpp
The file was modifiedllvm/test/CodeGen/X86/O0-pipeline.ll
The file was modifiedllvm/lib/Target/X86/X86.h
The file was modifiedllvm/test/CodeGen/X86/fp-strict-scalar-cmp.ll
The file was modifiedllvm/test/CodeGen/X86/vec-strict-128.ll
The file was modifiedllvm/test/CodeGen/X86/fp-strict-scalar-round.ll
The file was modifiedllvm/test/CodeGen/X86/vec-strict-inttofp-128.ll
Commit cc5efa213d98f614989edd121f2a966fb53a7f54 by llvmgnsyncbot
[gn build] Port 8fdafb7dced
The file was modifiedllvm/utils/gn/secondary/llvm/lib/Target/X86/BUILD.gn
Commit 982a77b69408d6d54526b331046b4508a68ef459 by Jonas Devlieghere
[lldb/Reproducers] Print more info for reproducer status
Reproducer status now prints the capture/replay path. It will also print
the status of auto generation when enabled.
The file was modifiedlldb/source/Utility/Reproducer.cpp
The file was modifiedlldb/test/Shell/Reproducer/TestDriverOptions.test
The file was modifiedlldb/source/Commands/CommandObjectReproducer.cpp
The file was modifiedlldb/include/lldb/Utility/Reproducer.h
Commit 58265ad42a90ae8905be6a447cb42e53529a54a0 by inouehrs
[mlir] fix broken links to Glossary
Differential Revision: https://reviews.llvm.org/D72697
The file was modifiedmlir/docs/Tutorials/Toy/Ch-6.md
The file was modifiedmlir/docs/Tutorials/Toy/Ch-5.md
The file was modifiedmlir/docs/LangRef.md
The file was modifiedmlir/docs/Tutorials/Toy/Ch-2.md
Commit 5cf1b01a01179e3ede446ae6064c6f3bece46987 by craig.topper
[LegalizeDAG][TargetLowering] Move vXi64/i64->vXf32/f32 uint_to_fp
legalizing code from TargetLowering::expandUINT_TO_FP back to
LegalizeDAG.
This was moved in October 2018, but we don't appear to be using this for
vectors on any in tree target.
Moving it back simplifies D72794 so we can share the code for i32->f32.
The file was modifiedllvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
The file was modifiedllvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
Commit afb22d7c33a246967d5f21d5ab3c83c148178564 by ikudrin
[DebugInfo] Simplify the constructor of DWARFDebugAranges::Range. NFC.
This removes the default values of the arguments. The only caller,
DWARFDebugAranges::construct(), provides all three parameters.
Differential Revision: https://reviews.llvm.org/D72757
The file was modifiedllvm/include/llvm/DebugInfo/DWARF/DWARFDebugAranges.h
Commit 4f244bba4f66b14382c446b62e122fa684b8db78 by Raphael Isemann
[lldb] Fix asan failures in data-formatter-objc tests
The test is currently failing on some systems with ASAN enabled due to:
```
==22898==ERROR: AddressSanitizer: heap-buffer-overflow on address
0x603000003da4 at pc 0x00010951c33d bp 0x7ffee6709e00 sp 0x7ffee67095c0
READ of size 5 at 0x603000003da4 thread T0
   #0 0x10951c33c in wrap_memmove+0x16c
(libclang_rt.asan_osx_dynamic.dylib:x86_64+0x1833c)
   #1 0x7fff4a327f57 in CFDataReplaceBytes+0x1ba
(CoreFoundation:x86_64+0x13f57)
   #2 0x7fff4a415a44 in __CFDataInit+0x2db
(CoreFoundation:x86_64+0x101a44)
   #3 0x1094f8490 in main main.m:424
   #4 0x7fff77482084 in start+0x0 (libdyld.dylib:x86_64+0x17084)
0x603000003da4 is located 0 bytes to the right of 20-byte region
[0x603000003d90,0x603000003da4) allocated by thread T0 here:
   #0 0x109547c02 in wrap_calloc+0xa2
(libclang_rt.asan_osx_dynamic.dylib:x86_64+0x43c02)
   #1 0x7fff763ad3ef in class_createInstance+0x52
(libobjc.A.dylib:x86_64+0x73ef)
   #2 0x7fff4c6b2d73 in NSAllocateObject+0x12 (Foundation:x86_64+0x1d73)
   #3 0x7fff4c6b5e5f in -[_NSPlaceholderData
initWithBytes:length:copy:deallocator:]+0x40 (Foundation:x86_64+0x4e5f)
   #4 0x7fff4c6d4cf1 in -[NSData(NSData) initWithBytes:length:]+0x24
(Foundation:x86_64+0x23cf1)
   #5 0x1094f8245 in main main.m:404
   #6 0x7fff77482084 in start+0x0 (libdyld.dylib:x86_64+0x17084)
```
The reason is that we create a string "HELLO" but get the size wrong
(it's 5 bytes instead of 4). Later on we read the buffer and pretend it
is 5 bytes long, causing an OOB read which ASAN detects.
In general this test probably needs some cleanup as it produces on macOS
10.15 around 100 compiler warnings which isn't great, but let's first
get the bot green.
The file was modifiedlldb/packages/Python/lldbsuite/test/functionalities/data-formatter/data-formatter-objc/main.m
The file was modifiedlldb/packages/Python/lldbsuite/test/functionalities/data-formatter/data-formatter-objc/TestDataFormatterObjCNSData.py
Commit 773ae62ff85d435d48240e8fb5267db32edaf7a1 by simon.moll
[VE] i64 arguments, return values and constants
Summary: Support for i64 arguments (in register), return values and
constants along with tests.
Reviewed By: arsenm
Differential Revision: https://reviews.llvm.org/D72776
The file was modifiedllvm/lib/Target/VE/VEInstrInfo.cpp
The file was modifiedllvm/lib/Target/VE/InstPrinter/VEInstPrinter.cpp
The file was modifiedllvm/lib/Target/VE/VE.h
The file was modifiedllvm/lib/Target/VE/VEISelLowering.cpp
The file was modifiedllvm/test/CodeGen/VE/simple_prologue_epilogue.ll
The file was addedllvm/test/CodeGen/VE/constants_i64.ll
The file was modifiedllvm/lib/Target/VE/VEInstrInfo.td
The file was modifiedllvm/lib/Target/VE/VEFrameLowering.cpp
The file was modifiedllvm/lib/Target/VE/VEInstrInfo.h
The file was modifiedllvm/lib/Target/VE/VECallingConv.td
Commit ed181efa175d3e0acc134e6cd161914e64c7195e by sameer.sahasrabuddhe
[HIP][AMDGPU] expand printf when compiling HIP to AMDGPU
Summary: This change implements the expansion in two parts:
- Add a utility function emitAMDGPUPrintfCall() in LLVM.
- Invoke the above function from Clang CodeGen, when processing a HIP
program for the AMDGPU target.
The printf expansion has undefined behaviour if the format string is not
a compile-time constant. As a sufficient condition, the HIP ToolChain
now emits -Werror=format-nonliteral.
Reviewed By: arsenm
Differential Revision: https://reviews.llvm.org/D71365
The file was modifiedclang/lib/CodeGen/CGGPUBuiltin.cpp
The file was addedclang/test/CodeGenHIP/printf.cpp
The file was modifiedclang/lib/CodeGen/CodeGenFunction.h
The file was modifiedllvm/lib/Transforms/Utils/CMakeLists.txt
The file was addedclang/test/Driver/hip-printf.hip
The file was addedllvm/lib/Transforms/Utils/AMDGPUEmitPrintf.cpp
The file was addedllvm/include/llvm/Transforms/Utils/AMDGPUEmitPrintf.h
The file was modifiedclang/lib/Driver/ToolChains/HIP.cpp
The file was modifiedclang/lib/CodeGen/CGBuiltin.cpp
The file was addedclang/test/CodeGenHIP/printf-aggregate.cpp
Commit f8269bb0726ed6a95401825a8b494ecbcdbd5785 by llvmgnsyncbot
[gn build] Port ed181efa175
The file was modifiedllvm/utils/gn/secondary/llvm/lib/Transforms/Utils/BUILD.gn
Commit 59ac44b3c129070c3c8b35471a24d94360a0a2a9 by flo
[LV] Make X86/assume.ll X86 independent (NFC).
The test does not check anything X86 specific. This is a preparation for
the D68814.
The file was removedllvm/test/Transforms/LoopVectorize/X86/assume.ll
The file was addedllvm/test/Transforms/LoopVectorize/assume.ll
Commit 23c113802e21253332dc41fba6639106b7b1e461 by flo
[LV] Allow assume calls in predicated blocks.
The assume intrinsic is intentionally marked as may reading/writing
memory, to avoid passes moving them around. When flattening the CFG for
predicated blocks, we have to drop the assume calls, as they are
control-flow dependent.
There are some cases where we can do better (when control flow is
preserved), but that is follow-up work.
Fixes PR43620.
Reviewers: hsaito, rengolin, dcaballe, Ayal
Reviewed By: Ayal
Differential Revision: https://reviews.llvm.org/D68814
The file was modifiedllvm/test/Transforms/LoopVectorize/assume.ll
The file was modifiedllvm/include/llvm/Transforms/Vectorize/LoopVectorizationLegality.h
The file was modifiedllvm/lib/Transforms/Vectorize/LoopVectorize.cpp
The file was modifiedllvm/lib/Transforms/Vectorize/LoopVectorizationLegality.cpp
Commit 736a3802124b57490fa1e67538415a2a77fa731c by martin
clang-format: [JS] tests for async wrapping.
Summary: Adds tests to ensure that `async method() ...` does not wrap
between async and the method name, which would cause automatic semicolon
insertion.
Reviewers: krasimir
Subscribers: cfe-commits
Tags: #clang
Differential Revision: https://reviews.llvm.org/D70377
The file was modifiedclang/unittests/Format/FormatTestJS.cpp
Commit 0b21d552620dd593ddc93a93b5e779d5950f4a24 by flo
[IR] Mark memset.* intrinsics as IntrWriteMem.
llvm.memset intrinsics do only write memory, but are missing
IntrWriteMem, so they doesNotReadMemory() returns false for them.
The test change is due to the test checking the fn attribute ids at the
call sites, which got bumped up due to a new combination with writeonly
appearing in the test file.
Reviewers: jdoerfert, reames, efriedma, nlopes, lebedev.ri
Reviewed By: jdoerfert
Differential Revision: https://reviews.llvm.org/D72789
The file was modifiedllvm/test/Transforms/InstCombine/malloc-free-delete.ll
The file was modifiedllvm/test/Analysis/BasicAA/cs-cs.ll
The file was modifiedllvm/test/Transforms/DeadStoreElimination/simple.ll
The file was modifiedllvm/include/llvm/IR/Intrinsics.td
The file was modifiedllvm/test/Transforms/ObjCARC/nested.ll
Commit b08e8353a89f682861ef947fdb6e229b3de2e37d by kadircet
[clangd] Dont display `<unknown>` kinds in hover board
Summary: Currently when hovering over an `auto` or `decltype` that
resolve to a builtin-type, clangd would display `<unknown>` as the kind
of the symbol.
Drop that to make rendering nicer.
Reviewers: usaxena95
Subscribers: ilya-biryukov, MaskRay, jkorous, arphaman, cfe-commits
Tags: #clang
Differential Revision: https://reviews.llvm.org/D72777
The file was modifiedclang-tools-extra/clangd/Hover.cpp
The file was modifiedclang-tools-extra/clangd/unittests/HoverTests.cpp
Commit 8a3446746098ba29348bb8f85357dd0b466a6d6e by saar
[Concepts] Fix ConceptSpecializationExpr profiling crash
ConceptSpecializationExprs (CSEs) were being created with nullptr
TemplateArgsAsWritten during TemplateTemplateParmDecl canonicalization,
and we were relying on them during profiling which caused sporadic
crashes in test/CXX/.../temp.arg.template/p3-2a.cpp introduced in
D44352.
Change profiling of CSEs to instead rely on the actual converted
template arguments and concept named.
The file was modifiedclang/lib/AST/StmtProfile.cpp
Commit 75188b01e9af3a89639d84be912f84610d6885ba by jeremy.morse
[PHIEliminate] Move dbg values after phi and label
If there are DBG_VALUEs between phi and label (after phi and before
label), DBG_VALUE will block PHI lowering after the LABEL. Moving all
DBG_VALUEs after Labels in the function ScheduleDAGSDNodes::EmitSchedule
to avoid impacting PHI lowering.
  before:
    PHI
    DBG_VALUE
    LABEL
after: (move DBG_VALUE after label)
    PHI
    LABEL
    DBG_VALUE
then: (phi lowering after label)
    LABEL
    COPY
    DBG_VALUE
Fixes the issue: https://bugs.llvm.org/show_bug.cgi?id=43859
Differential Revision: https://reviews.llvm.org/D70597
The file was modifiedllvm/lib/CodeGen/MachineVerifier.cpp
The file was modifiedllvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp
The file was modifiedllvm/lib/CodeGen/PHIElimination.cpp
The file was addedllvm/test/CodeGen/X86/dbg-changes-codegen-phi-elimination.ll